- IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 5, OCTOBER 2003 1353 Space Compaction of Test Responses Using
- On Combining Pinpoint Test Set Relaxation and Run-Length Codes for Reducing Test Data Volume*
- Investigating the Effect of Voltage-Switching on Low-Energy Task Scheduling in Hard Real-Time Systems1
- Performance Analysis of Microelectrofluidic Systems using Hierarchical Modeling and Simulation
- Sensor Placement for Effective Coverage and Surveillance in Distributed Sensor Networks
- 1730 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 12, DECEMBER 2009 Power Management Using Test-Pattern Ordering for
- Efficient Wrapper/TAM Co-Optimization for Large SOCs Vikram Iyengar
- An ECO Technique for Removing Crosstalk Violations in Clock Amit Kumar Krishnendu Chakrabarty
- Design of SystemonaChip Test Access Architectures using Integer Linear Programming 1
- On Computing Mobile Agent Routes for Data Fusion in Distributed Sensor Networks
- Optimization of Droplet Routing for an n-Plex Bioassay on a Digital Microfluidic Lab-on-Chip
- Distributed Multi-Resolution Data Integration Using Mobile Agents
- 72 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION(VLSI) SYSTEMS, VOL. 3, NO. 1, MARCH 1995 Cumulative Balance Testing of Logic Circuits
- Soft Error-Aware Design Optimization of Low Power and Time-Constrained Embedded Systems
- Energy-Aware Fault Tolerance in Fixed-Priority Real-Time Embedded Systems* Ying Zhang, Krishnendu Chakrabarty and Vishnu Swaminathan
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 6, NO. 2, JUNE 1998 309 Zero-Aliasing Space Compaction of Test
- A Unified Approach for SOC Testing Using Test Data Compression and TAM Optimization1
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 5, MAY 2003 635 Efficient Test Access Mechanism Optimization
- Test Data Compression Using Dictionaries with Selective Entries
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 28, NO. 2, FEBRUARY 2009 259 Deviation-Based LFSR Reseeding for
- Abstract--Various X-filling methods have been proposed for reducing the shift and/or capture power in scan testing. The main
- A Seed-Selection Method to Increase Defect Coverage for LFSR-Reseeding-Based Test Compression
- Test-Pattern Grading and Pattern Selection for Small-Delay Mahmut Yilmaz, Krishnendu Chakrabarty
- Defect-Aware Synthesis of Droplet-Based Microfluidic Biochips* , Krishnendu Chakrabarty
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 10, OCTOBER 2004 1447 Identification of Error-Capturing Scan Cells in
- Design of SystemonaChip Test Access Architectures under PlaceandRoute and Power Constraints 1
- Test Data Compression for SystemonaChip Using Golomb Codes 1 Anshuman Chandra and Krishnendu Chakrabarty
- Design of Reconfigurable Composite Microsystems Based on Hardware/Software Codesign Principles 1
- Test-Wrapper Designs for the Detection of Signal-Integrity Faults on Core-External Interconnects of SoCs
- Efficient Test Data Compression and Decompression for System-on-a-Chip using Internal Scan Chains and Golomb Coding
- Optimization Methods for Post-Bond Die-Internal/External Testing in 3D Stacked ICs
- Test Bus Sizing for System-on-a-Chip Vikram Iyengar, Student Member, IEEE, and
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 8, 71-86 (1996) 9 1996 Kluwer Academic Publishers. Manufactured in The Netherlands.
- 148 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 1, NO. 2, JUNE 2007 Parallel Scan-Like Test and Multiple-Defect
- Yield Enhancement of Reconfigurable Microfluidics-Based Biochips Using
- Board-Level Fault Diagnosis using Bayesian Inference Zhaobo Zhang, Zhanglei Wang, Xinli Gu and Krishnendu Chakrabarty
- Integrated Control-Path Design and Error Recovery in the Synthesis of Digital
- 4 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 57, NO. 1, JANUARY 2010 Design Automation and Test Solutions for Digital
- 352 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 3, MARCH 2003 A Unified Approach to Reduce SOC Test Data Volume,
- Design of Parameterizable ErrorPropagating Space Compactors for Response Observation
- Coding Theory Framework for Target Location in Distributed Sensor Networks 1 Krishnendu Chakrabarty Sitharama S. Iyengar
- Combining LowPower Scan Testing and Test Data Compression for SystemonaChip \Lambda
- Space Compaction of Test Responses for IP Cores Using Orthogonal Transmission Functions 1
- Synchronization of Washing Operations with Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic
- A Wafer-Level Defect Screening Technique to Reduce Test and Packaging Costs for "Big-D/Small-A" Mixed-Signal SoCs
- IEEE TRANSACTIONS ON COMPUTERS, VOL. 47, NO. 11, NOVEMBER 1998 1171 Optimal Zero-Aliasing Space Compaction
- 352 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 2, FEBRUARY 2008 Test-Quality/Cost Optimization Using
- Privacy-Preserving Detection of Sybil Attacks in Vehicular Ad Hoc Networks*
- Broadcast Electrode-Addressing for Pin-Constrained Multi-Functional Digital Microfluidic Biochips
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 23, 219233, 2007 * 2007 Springer Science + Business Media, LLC Manufactured in The United States.
- Integrated Droplet Routing in the Synthesis of Microfluidic Tao Xu and Krishnendu Chakrabarty
- Test Data Compression Using Dictionaries with Fixed-Length Indices Lei Li and Krishnendu Chakrabarty
- SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 23, 145161, 2007 * 2007 Springer Science + Business Media, LLC. Manufactured in The United States.
- Sensor Placement for Grid Coverage under Imprecise Santpal S. Dhillon and Krishnendu Chakrabarty
- Builtin Self Testing of HighPerformance Circuits Using TwistedRing Counters 1 Krishnendu Chakrabarty and Shivakumar Swaminathan
- Test-Length Selection and TAM Optimization for Wafer-Level, Reduced Pin-Count Testing of Core-Based Digital SoCs
- Uncertainty-Aware Sensor Deployment Algorithms for Surveillance Applications
- Paper 12.4 INTERNATIONAL TEST CONFERENCE 1 978-1-4244-4867-8/09/$25.00 2009 IEEE
- Concurrent Testing of Droplet-Based Microfluidic Systems for Multiplexed Biomedical Assays*
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 6, JUNE 2002 715 Short Papers_______________________________________________________________________________
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 15, 97114 (1999) c 1999 Kluwer Academic Publishers. Manufactured in The Netherlands.
- THERMAL EFFECTS ON DROPLET TRANSPORT IN DIGITIAL MICROFLUIDICS WITH APPLICATIONS TO CHIP COOLING
- IEICE TRANS. FUNDAMENTALS, VOL. E00{A, NO. 1 JANUARY 2001 PAPER Special Issue on VLSI Design and CAD Algorithms
- 250 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 4, NO. 4, AUGUST 2010 Digital Microfluidic Logic Gates and Their
- An Interval-based Diagnosis Scheme for Identifying Failing Vectors in a Scan-BIST Environment
- Power-Aware SoC Test Planning for Effective Utilization of Port-Scalable Testers
- Heterogeneous Systems on Chip and Systems in Package I. O'Connor, Ecole Centrale de Lyon, France; B. Courtois, TIMA Laboratory, France;
- Task Feasibility Analysis and Dynamic Voltage Scaling in Fault-Tolerant Real-Time Embedded Systems*
- Automated Design of Pin-Constrained Digital Microfluidic Arrays for Lab-on-a-Chip Applications*
- Compact Dictionaries for Fault Diagnosis in Scan-BIST
- Deterministic BIST Based on a Reconfigurable Interconnection Lei Li and Krishnendu Chakrabarty
- Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization,
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 20, 611622, 2004 c 2004 Kluwer Academic Publishers. Manufactured in The United States.
- Design-for-Testability for Digital Microfluidic Biochips* Tao Xu and Krishnendu Chakrabarty
- Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 2, FEBRUARY 2006 211 Microfluidics-Based Biochips: Technology
- lEEE TRANSACTIONSON COMPUTER-AIDEDDESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,VOL. 15, NO. 1 I, NOVEMBER 1996 1399 Test Response Compaction Using Multiplexed
- Defect-Oriented and Time-Constrained Wafer-Level Test-Length Selection for Core-Based Digital SoCs
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 2, APRIL 2003 167 A Synthesis-for-Transparency Approach for
- Test-Wrapper Optimization for Embedded Cores in TSV-Based Three-Dimensional SOCs
- Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 6, JUNE 2004 843 Behavioral Modeling and Performance Evaluation
- Test Wrapper and Test Access Mechanism CoOptimization for SystemonChip 1
- Design, Testing, and Applications of Digital Microfluidics-Based Biochips Krishnendu Chakrabarty
- Cooling of Integrated Circuits Using Droplet-Based Microfluidics
- Cross-Contamination Avoidance for Droplet Routing in Digital Microfluidic Biochips
- Testing of Droplet-Based Microelectrofluidic Systems Fei Su, Sule Ozev, and Krishnendu Chakrabarty
- 292 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 3, MARCH 2006 Test Infrastructure Design for Mixed-Signal SOCs
- Wrapper/TAM Co-Optimization, Constraint-Driven Test Scheduling, and Tester Data Volume Reduction for SOCs
- Droplet-Trace-Based Array Partitioning and a Pin Assignment Algorithm for the Automated Design of Digital
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 12, DECEMBER 2004 1263 SOC Test Planning Using Virtual Test
- Energy-Aware Adaptive Checkpointing in Embedded Real-Time Systems* Ying Zhang and Krishnendu Chakrabarty
- Concurrent Testing of Digital Microfluidics-Based Biochips
- Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 20, 667670, 2004 c 2004 Kluwer Academic Publishers. Manufactured in The United States.
- Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores Anuja Sehgal, Fang Liu, Sule Ozev and Krishnendu Chakrabarty
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 20, 199212, 2004 c 2004 Kluwer Academic Publishers. Manufactured in The United States.
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 19, NO. 10, OCTOBER 2000 1163 Test Scheduling for Core-Based Systems Using
- Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores
- Parallel Scan-Like Testing and Fault Diagnosis Techniques for Digital Microfluidic Biochips*
- High-Level Synthesis of Digital Microfluidic Biochips
- Test Cost Reduction for SOCs Using Virtual TAMs and Lagrange Multipliers
- Test Data Compression for IP Embedded Cores Using Selective Encoding of Scan Slices
- Yield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration*
- DownloadedBy:[Zou,Yi]At:14:0121July2007 International Journal of Distributed Sensor Networks, 3: 243272, 2007
- Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures Anuja Sehgal and Krishnendu Chakrabarty
- 760 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 5, MAY 2010 Test-Pattern Selection for Screening Small-Delay
- J Electron Test (2010) 26:151164 DOI 10.1007/s10836-009-5135-1
- A Flexible Design Methodology for Analog Test Wrappers in Mixed-Signal SOCs Anuja Sehgal, Sule Ozev and Krishnendu Chakrabarty
- Test-Pattern Ordering for Wafer-Level Test-During-Burn-In
- High-Quality Pattern Selection for Screening Small-Delay Defects Considering Process Variations and Crosstalk
- Test Set Enrichment using a Probabilistic Fault Model and the Theory of Output Deviations
- Published in IET Computers & Digital Techniques Received on 19th October 2008
- Test Scheduling for CoreBased Systems 1 Krishnendu Chakrabarty
- Distributed Mobility Management for Target Tracking in Mobile Sensor Networks
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 7, JULY 2003 847 Energy-Conscious, Deterministic I/O Device
- 2944 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 12, DECEMBER 2006 Defect Tolerance Based on Graceful Degradation
- A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis
- Multi-Frequency Wrapper Design and Optimization for Embedded Cores Under Average Power Constraints
- Hybrid BIST Based on Repeating Sequences and Cluster Analysis1 and Krishnendu Chakrabarty
- SoC Testing Using LFSR Reseeding, and Scan-Slice-Based TAM Optimization and Test Scheduling
- Unified High-Level Synthesis and Module Placement for Defect-Tolerant Microfluidic Biochips*
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 5, MAY 2003 593 Failing Vector Identification Based on Overlapping
- RT-Level Deviation-Based Grading of Functional Test Sequences Hongxia Fang1, Krishnendu Chakrabarty1, Abhijit Jas2, Srinivas Patil2 and Chandra Tirumurti2
- Test-Architecture Optimization for TSV-Based 3D Stacked ICs Brandon Noia1
- A Distributed Coverage-and Connectivity-Centric Technique for Selecting Active Nodes
- Deterministic Test for the Reproduction and Detection of Board-Level Functional Failures
- 1144 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 10, OCTOBER 2007 Wafer-Level Modular Testing of Core-Based SoCs
- Authentication of Sensor Network Flooding Based on Neighborhood Cooperation Tong Zhou and Krishnendu Chakrabarty
- VLSI DESIGN 2001, Vol. 12, No. 4, pp. 475-486
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 4, APRIL 2009 587 [7] E. Sharon, S. Litsyn, and J. Goldberger, "An efficient message-passing
- Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 28, NO. 8, AUGUST 2009 1251 Integrated LFSR Reseeding, Test-Access
- Test Resource Partitioning and Reduced Pin-Count Testing Based on Test Data Compression
- 916 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 16, NO. 8, AUGUST 1997 On the Quality of Accumulator-Based
- IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 44, NO. 2, MARCH 1998 599 On a New Class of Codes for
- Optimal Test Access Architectures for System-on-a-Chip
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 3, MARCH 2001 355 System-on-a-Chip Test-Data Compression and
- IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS--PART C: APPLICATIONS AND REVIEWS, VOL. 31, NO. 3, AUGUST 2001 383 Correspondence________________________________________________________________________
- SHRINKING PROCESS TECHNOLOGIES and increasing design sizes have led to highly com-
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 17, 529542, 2001 c 2001 Kluwer Academic Publishers. Manufactured in The Netherlands.
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 18, 213230, 2002 c 2002 Kluwer Academic Publishers. Manufactured in The Netherlands.
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 5, MAY 2002 597 Low-Power Scan Testing and Test Data Compression
- Grid Coverage for Surveillance and Target Location in Distributed Sensor Networks
- Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume
- Sensor Deployment and Target Localization in Distributed Sensor Networks
- Dynamic Adaptation for Fault Tolerance and Power Management in Embedded
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 9, SEPTEMBER 2004 1289 Test Set Embedding for Deterministic BIST Using a
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 10, OCTOBER 2004 1385 Network Flow Techniques for Dynamic Voltage
- Pruning-Based, Energy-Optimal, Deterministic I/O Device Scheduling
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 3, MARCH 2005 435 Test Planning for Modular Testing
- IEEE SENSORS JOURNAL, VOL. 5, NO. 4, AUGUST 2005 763 Ensuring the Operational Health of Droplet-Based
- Location-Aided Flooding: An Energy-Efficient Data Dissemination Protocol for
- Design Automation for Microfluidics-Based KRISHNENDU CHAKRABARTY
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 1, JANUARY 2006 111 A Unified Approach for Fault Tolerance and
- 2502 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 11, NOVEMBER 2006 Thermal-Safe Test Scheduling for Core-Based
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 22, 199210, 2006 c 2006 Springer Science + Business Media, LLC. Manufactured in The United States.
- Module Placement for Fault-Tolerant Microfluidics-Based Biochips
- Scan-BIST Based on Cluster Analysis and the Encoding of Repeating Sequences
- Automated Design of Pin-Constrained Digital Microfluidic Biochips Under
- 432 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 4, APRIL 2008 Adaptive Cooling of Integrated Circuits
- Integrated Droplet Routing and Defect Tolerance in the Synthesis of Digital
- A Digital-Microfluidic Approach to Chip Cooling
- 50 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 2, NO. 1, MARCH 2008 Defect-Aware High-Level Synthesis and Module
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 11, NOVEMBER 2008 1905 A Droplet-Manipulation Method for Achieving
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 28, NO. 1, JANUARY 2009 111 Test-Length and TAM Optimization for Wafer-Level
- Scan-Chain Design and Optimization for Three-Dimensional Integrated Circuits
- IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 3, NO. 4, AUGUST 2009 241 Fault Modeling and Functional Test Methods
- 552 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 4, APRIL 2010 Defect-Tolerant Design and Optimization
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 7, JULY 2010 1001 Keynote Paper
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 9, SEPTEMBER 2010 1409 Gate-Sizing-Based Single Vdd Test for Bridge
- Test-access mechanism optimization for core-based three-dimensional SOCs$, $$
- 1696 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 11, NOVEMBER 2010 Optimization of Dilution and Mixing of
- Synthesis of Transparent Circuits for Hierarchical and System-on-a-Chip Test1 Krishnendu Chakrabartyy, Rajatish Mukherjeez and Andrew Exniciosy
- Frequency-Directed Run-Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression
- A Deterministic Scan-BIST Architecture with Application to Field Testing of High-Availability Systems
- Dynamic I/O Power Management for Hard Real-time Systems1 Vishnu Swaminathany
- On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization Vikram Iyengar
- Recent Advances in Test Planning for Modular Testing of Core-Based SOCs1 Vikram Iyengar?
- Experiences in Implementing an Energy-Driven Task Scheduler in RT-Linux Vishnu Swaminathan, Charles B. Schweizer, Krishnendu Chakrabarty and Amil A. Patel
- Sensor Deployment and Target Localization Based on Virtual Forces
- Compact Dictionaries for Fault Diagnosis in BIST Chunsheng Liu and Krishnendu Chakrabarty
- Energy-Aware Target Localization in Wireless Sensor Networks Yi Zou and Krishnendu Chakrabarty
- Design and Optimization of Multi-level TAM Architectures for Hierarchical SOCs
- Fault Recovery Based on Checkpointing for Hard Real-Time Embedded Systems*
- Compact Dictionaries for Diagnosis of Unmodeled Faults in Scan-BIST Chunsheng Liu
- Test Planning and Test Resource Optimization for Droplet-Based Microfluidic Systems*
- IEEE P1500-Compliant Test Wrapper Design for Hierarchical Cores Anuja Sehgal
- Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips* Fei Su and Krishnendu Chakrabarty
- Rapid generation of thermal-safe test schedules Paul Rosinger, Bashir Al-Hashimi
- Montreux, Switzerland, 01-03 June 2005 Reconfiguration Techniques for Digital Microfluidic Biochips*
- Montreux, Switzerland, 01-03 June 2005 Design Automation Challenges for Microfluidics-Based Biochips*
- Using Built-in Self-Test and Adaptive Recovery for Defect Tolerance in Molecular Electronics-Based
- Defect-Oriented Testing and Diagnosis of Digital Microfluidics-Based Biochips*
- COPLANAR DIGITAL MICROFLUIDICS USING STANDARD PRINTED CIRCUIT BOARD PROCESSES
- Test Planning for the Effective Utilization of Port-Scalable Testers for Heterogeneous Core-Based SOCs1
- Hierarchy-Aware and Area-Efficient Test Infrastructure Design for Core-Based System Chips1
- An Evaluation of the Impact of Gate Oxide Tunneling on Dual-Vt-Based Leakage Reduction Techniques
- Cycle-Accurate Test Power Modeling and its Application to SoC Test Scheduling Soheil Samii1
- An Efficient Test Pattern Selection Method for Improving Defect Coverage with Reduced Test Data Volume and Test
- Automated Design of Microfluidics-Based Biochips: Connecting Biochemistry to Electronics CAD
- A Cross-Referencing-Based Droplet Manipulation Method for High-Throughput and Pin-Constrained Digital Microfluidic Arrays*
- Paper 19.1 INTERNATIONAL TEST CONFERENCE 1 1-4244-1128-9/07/$25.00 2007 IEEE
- Automated Design of Digital Microfluidic Lab-on-Chip under Pin-Count Constraints
- Built-in Self-Test and Fault Diagnosis for Lab-on-Chip Using Digital Microfluidic Logic Gates
- Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects
- Paper 31.1 INTERNATIONAL TEST CONFERENCE 1 1-4244-4203-0/08/$20.00 2008 IEEE
- Design and Optimization of a Digital Microfluidic Biochip for Protein Crystallization
- Test-Access Mechanism Optimization for Core-Based Three-Dimensional SOCs
- Towards Fault-Tolerant Digital Microfluidic Lab-on-Chip: Defects, Fault Modeling, Testing, and Reconfiguration
- AUTOMATED, ACCURATE, AND INEXPENSIVE SOLUTION-PREPARATION ON A DIGITAL MICROFLUIDIC BIOCHIP*
- Seed Selection in LFSR-Reseeding-Based Test Compression for the Detection of Small-Delay Defects
- Generation of Compact Test Sets with High Defect Xrysovalantis Kavousianos Krishnendu Chakrabarty*
- Dual-Threshold Pass-Transistor Logic Design Lara D. Oliver,
- Layout-Driven Test-Architecture Design and Optimization for 3D SoCs under Pre-Bond Test-Pin-Count Constraint
- Synchronization of Concurrently-Implemented Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips
- Pin-Count-Aware Online Testing of Digital Microfluidic Biochips
- A Novel Hybrid Method for SDD Pattern Grading and Selection Ke Peng1, Jason Thibodeau1, Mahmut Yilmaz2, Krishnendu Chakrabarty3, Mohammad Tehranipoor1
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 8, AUGUST 2002 987 Design of Reconfigurable Composite Microsystems Based
- Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns
- How Effective are Compression Codes for Reducing Test Data Volume? Anshuman Chandra
- 1088 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 9, SEPTEMBER 2002 Short Papers_______________________________________________________________________________
- Test Challenges for 3D Integrated Circuits
- Droplet Routing in the Synthesis of Digital Microfluidic Biochips* Fei Su, William Hwang and Krishnendu Chakrabarty
- Real-Time Task Scheduling for Energy-Aware Embedded Systems1 Vishnu Swaminathan and Krishnendu Chakrabarty
- Synthesis of Single-Output Space Compactors with Application to Scan-based IP Cores
- PrecedenceBased, Preemptive, and PowerConstrained Test Scheduling for SystemonaChip 1
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 11, NOVEMBER 2008 1429 Test Data Compression Using Selective
- Nine-Coded Compression Technique with Application to Reduced Pin-Count Testing and Flexible On-Chip Decompression
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 8, AUGUST 2007 1539 Test Wrapper Design and Optimization Under
- SOC Test-Architecture Optimization for the Testing of Embedded Cores and
