- Two-phase synchronization with sub-cycle latency Rostislav (Reuven) Dobkin , Ran Ginosar
- MTBF of a Multi-Synchronizer System on Chip Ran Ginosar
- Fourteen Ways to Fool Your Synchronizer Ran Ginosar
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1
- Abstract--Chip-Multi-Processors (CMP) utilize multiple energy-efficient Processing Elements (PEs) to deliver high
- Statechart Methodology for the Design, Validation, and Synthesis of Large Scale Asynchronous Systems
- Zero latency synchronizers using four and two phase protocols
- SELF-TIMED ARCHITECTURE OF A REDUCED INSTRUCTION SET COMPUTER Ilana David1
- Efficient Link Capacity and QoS Design for Network-on-Chip , Isask'har Walter1
- An Integrated System for Multichannel Neuronal Recording with Spike / LFP Separation
- The Power of Priority: NoC based Distributed Cache Coherency
- Adaptive Synchronization Ran Ginosar and Rakefet Kol
- Accepted for publication (shorter version), IEEE Trans. On VLSI, 2006 Minimal Energy Asynchronous Dynamic Adders
- Kin': A High Performance Asynchronous Processor Architecture
- Front-side bombarded metal plated CMOS electron sensors Hod Finkelstein1
- Low-Leakage Repeaters for NoC Interconnects Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar
- A Clock Tuning Circuit for System-on-Chip Yaron Elboim, Avinoam Kolodny and Ran Ginosar
- Low cost CMOS multi-electrode arrays Alex Lyakhov1
- Abstract--Efficient module integration in Systems on Chip (SoC) is a great challenge. We present a novel automated
- SelfTimed is SelfChecking Ilana David 1 , Ran Ginosar 1 ,2 , and Michael Yoeli 2
- Self-Timed Asynchronous Architecture of an Advanced General Purpose Microprocessor
- The Capacity Allocation Paradox Asaf Baron, Ran Ginosar and Isaac Keslassy
- Avid Execution and Instruction Pruning in the Asynchronous Processor Kin
- QNoC: QoS architecture and design process for network on chip
- Fast Universal Synchronizers Rostislav (Reuven) Dobkin1
- Symmetric Boost Synchronizer for Robust Low Voltage, Low Temperature Operation
- Network-on-Chip Architectures for Neural Networks Dmitri Vainbrand and Ran Ginosar
- Int. Meeting on Substrate-Integrated Microelectrodes, 2006 1 A Multichannel Recording Frontend for MEA
- Current skimming-based CMOS readout architectures for Quantum Well Infrared Photodetectors
- INTEGRATION, the VLSI journal 38 (2004) 1942 Cost considerations in network on chip
- Power Efficient Tree-Based Crosslinks for Skew Reduction Inna Vaisband, Ran Ginosar, Avinoam Kolodny
- Form Method Syst Des DOI 10.1007/s10703-006-7843-9
- Formal Verification of Synchronizers Tsachy Kapschitz and Ran Ginosar
- High rate wave-pipelined asynchronous on-chip bit-serial data link Rostislav (Reuven) Dobkin, Yevgeny Perelman, Tuvia Liran, Ran Ginosar, Avinoam Kolodny
- Networks on a Chip (NoC) commonly employ an irregular mesh topology because of variations in module
- Formal Verification of Synchronizers Tsachy Kapschitz and Ran Ginosar
- Asynchronous Gate-Diffusion----Input (GDI) Circuits Arkadiy Morgenshtein, Michael Moreinis and Ran Ginosar
- Parallel VLSI Architecture for MAP Turbo Decoder Reuven Dobkin, Michael Peleg and Ran Ginosar
- Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones
- Journal of Neuroscience Methods 153 (2006) 2126 Analog frontend for multichannel neuronal recording
- A Low Power Inverted Ladder D/A Converter Yevgeny Perelman and Ran Ginosar,
- Accepted for publication, J. of Neural Engineering, 2005. Algorithms and Architectures for
- Algorithms and Architectures for Low Power Spike Sorting
- Adaptive Sensitivity 1 Adaptive Sensitivity
- Adaptive SensitivityTM CCD Image Sensor Sarit Chen and Ran Ginosar
- A Wide Dynamic Range CMOS Image Sensor Ran Ginosar and Alex Gnusin
- 29] W. T. Hartmann and T. E. Madden, \Prediction of display colorimetry for digital video signals," Journal of Imaging Technology, vol. 16, pp. 11{21, Feb. 1990.
- A Low Power Video Processor Ran Ginosar
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGER CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2002 1 Relative Timing
- Timing Measurements of Synchronization Circuits Yaron Semiat and Ran Ginosar
- Low Energy Asynchronous Adders Ilya Obridko and Ran Ginosar
- All-Digital DLL Architecture and Applications Tuvia Liran1
- The Devolution of Synchronizers Salomon Beer1
- A Four-Stage Mesochronous Synchronizer with Back-Pressure and Buffering for Short and Long Range Communications
- MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar
- COMPARATIVE ANALYSIS OF SERIAL VS PARALLEL LINKS IN NOC Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar
- An Asynchronous Router for Multiple Service Levels Networks on Chip Dobkin (Reuven) Rostislav, Victoria Vishnyakov, Eyal Friedman, Ran Ginosar
- Fast Asynchronous Shift Register for Bit-Serial Communication Rostislav (Reuven) Dobkin, Ran Ginosar, Avinoam Kolodny
- QNoC Asynchronous Router with Dynamic Virtual Channel Allocation Rostislav (Reuven) Dobkin, Ran Ginosar and Israel Cidon
- Access Regulation to Hot-Modules in Wormhole NoCs
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 4, APRIL 2005 427 Parallel Interleaver Design and VLSI Architecture for
- Adaptive Cardiac Resynchronization Therapy Device: A Simulation Report
- 542 IEEE TRANSACTIONS ON NEURAL NETWORKS, VOL. 18, NO. 2, MARCH 2007 Adaptive Cardiac Resynchronization Therapy Device
- Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors
- Many-cores: Supercomputer-on-chip How many? And how?
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 10, OCTOBER 2006 1063 High Rate Data Synchronization in GALS SoCs
- Routing Table Minimization for Irregular Mesh NoCs Evgeny Bolotin, Israel Cidon, Ran Ginosar and Avinoam Kolodny
- IEEE 2011 1 To be published in IEEE Design & Test Metastability and Synchronizers
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 10, OCTOBER 2001 1553 A Low-Light-Level Sensor for Medical
- 130 IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING, VOL. 54, NO. 1, JANUARY 2007 An Integrated System for Multichannel Neuronal
- Data Synchronization Issues in GALS SoCs Rostislav (Reuven) Dobkin1
- A LowPower Spike Detection and Alignment Algorithm Alex Zviagintsev, Yevgeny Perelman and Ran Ginosar
- Intelligent Scan Image Progressive Transmission Marina Sherman and Ran Ginosar
- A Predictive Synchronizer for Periodic Clock Domains Uri Frank and Ran Ginosar
- An Adaptive SensitivityTM TDI CCD Sensor Sarit Chen and Ran Ginosar
- Adaptive Synchronization for Multi-Synchronous Systems Rakefet Kol and Ran Ginosar(*)
- Assertion Based Verification of Multiple-Clock GALS Systems
- LowPower Architectures for Spike Sorting Alex Zviagintsev, Yevgeny Perelman and Ran Ginosar
- Low Energy Asynchronous Architectures Ilya Obridko and Ran Ginosar
- Scalable network-on-chip architecture for configurable neural networks Dmitri Vainbrand
- Order is Power: Selective Packet Interleaving for Energy Efficient Networks-on-Chip
- An on-chip metastability measurement circuit to characterize synchronization behavior in 65nm
- Multiple Clock and Voltage Domains for Chip Multi Processors
- Power Efficient Tree-Based Crosslinks for Skew Reduction Inna Vaisband, Ran Ginosar, Avinoam Kolodny
- An on-chip metastability measurement circuit to characterize synchronization behavior in 65nm
