- Transistor Placement for Custom Datapath Cells Serkan Askar Maciej Ciesielski
- Performance Driven Resynthesis by Exploiting RetimingInduced State Register Equivalence
- TRCSE996 1 A BDDBased Satisfiability Infrastructure using
- BDD DECOMPOSITION FOR EFFICIENT LOGIC SYNTHESIS Congguang(Anda) Yang Vigyan Singhal Maciej Ciesielski
- Magic: An Industrial-Strength Logic Optimization, Technology Mapping, and Formal Verification Tool
- Optimum and Suboptimum Algorithms for Input Encoding
- Decomposition & Functional Verification of FSMs 1
- Wavepipelining: A tutorial and survey of recent research 1 Wayne Burleson, Maciej Ciesielski
- A Comprehensive Approach to the Partial Scan Problem using Implicit State Enumeration 1
- M. Ciesielski, Q.Ren, D.Gomez-Prado University of Massachusetts, Amherst, USA
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 1 Optimization of Data-Flow Computations Using
- HIGH-LEVEL TRANSFORMATIONS OF DATA FLOW COMPUTATIONS USING CANONICAL TED REPRESENTATION
- Canonical Graph-based Representations for Verification of Logic and Arithmetic Designs
- Temporal Parallel Gate-level Timing Simulation Dusung Kim, Maciej Ciesielski
- Taylor Expansion Diagrams: A Canonical Representation for Verification of Data Flow Designs
- VARIABLE ORDERING FOR TAYLOR EXPANSION DIAGRAMS Daniel Gomez-Prado1
- 810 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 7, JULY 2002 A Comprehensive Approach to the Partial Scan
- Functional Test Generation using Constraint Logic Programming
- Reencoding for Cycle-Time Minimization under Fixed Encoding Length
- Taylor Expansion Diagrams: A Compact, Canonical Representation with Applications to
- Data-Flow Transformations using Taylor Expansion Diagrams M. Ciesielski, S. Askar, D. Gomez-Prado, J. Guillot, E. Boutillon
- LPSAT: A Unified Approach to RTL Satisfiability Zhihong Zeng, Priyank Kalla, Maciej Ciesielski
- Testability of Sequential Circuits with MultiCycle False Paths
- Optimizing Data Flow Graphs to Minimize Hardware Implementation D. Gomez-Prado, Q. Ren, M. Ciesielski
- Metamorphosis: State Assignment by Retiming and Reencoding
- 866 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 7, JULY 2002 where M is the set of all nodes IMj excluding those fulfilling property
- Sequential Logic Optimization with Implicit Retiming and
- Fast Computation of Data Correlation Zhihong Zeng
- Efficient Factorization of DSP Transforms using Taylor Expansion Diagrams Jeremie Guillot, Emmanuel Boutillon
