- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 4, APRIL 2006 935 A 6-GSamples/s Multi-Level Decision Feedback
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 5, MAY 2004 837 Offset Compensation in Comparators With Minimum
- 870 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 50, NO. 11, NOVEMBER 2003 Methodology for On-Chip Adaptive Jitter
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 11, NOVEMBER 2002 1375 Jitter Optimization Based on Phase-Locked Loop
- Power-Centric Design of High-Speed I/Os Hamid Hatamkhani
- A 6GS/s, 4-bit Receiver Analog-to-Digital Converter with Embedded DFE Aida Varzaghani, Chih-Kong Ken Yang
- Techniques for Improving the Accuracy of Geometric-Programming Based Analog Circuit Design Optimization
- Power Analysis for High-Speed I/O Transmitters Hamid Hatamkhani, Chih-Kong Ken Yang
- A 600MS/s, 5-bit Pipelined Analog-to-Digital Converter for Serial-Link Applications Aida Varzaghani, Chih-Kong Ken Yang
- Fast Frequency Acquisition Phase-Frequency Detectors for GSa/s Phase-Locked Loops
- UNIVERSITY OF CALIFORNIA Los Angeles
- UNIVERSITY OF CALIFORNIA Los Angeles
- UNIVERSITY OF CALIFORNIA Los Angeles
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 10, OCTOBER 2002 1331 Fast Frequency Acquisition Phase-Frequency Detectors for
- 510 2005 IEEE International Solid-State Circuits Conference 0-7803-8904-2/05/$20.00 2005 IEEE. ISSCC 2005 / SESSION 28 / CLOCKING AND I/O / 28.1
- 2006 IEEE International Solid-State Circuits Conference ISSCC 2006 / SESSION 4 / GIGABIT TRANSCEIVERS / 4.8
- A Broadband 44-GHz Frequency Divider in 90-nm CMOS Koon-Lun Jackie Wong1
- 2006 IEEE International Solid-State Circuits Conference ISSCC 2006 / SESSION 4 / GIGABIT TRANSCEIVERS / 4.2
- A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver with a 2-Tap DFE Using Soft Decisions Koon-Lun Jackie Wong1
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 1, JANUARY 2006 265 A Sub-10-ps Multiphase Sampling
- ISSCC 2003 / SESSION 24 / CLOCK GENERATION / PAPER 24.5 24.5 A Low-Power Low-Jitter Adaptive-Bandwidth
- CMOS LC Oscillator using Variable Mean Frequency Ping-Hsuan Hsieh, Jack Judy, and Chih-Kong Ken Yang
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 4, APRIL 2007 881 A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver
- 310 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY 2006 A 600-MS/s 5-Bit Pipeline A/D Converter
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 4, APRIL 2007 889 A 6.0-mW 10.0-Gb/s Receiver With
- 1804 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 11, NOVEMBER 2003 A Low-Power Adaptive Bandwidth PLL and Clock
