- Local Unidirectional Bias for Cutsize-Delay Tradeoff in Performance-Driven Bipartitioning
- Nontree Routing for Reliability and Yield Improvement
- Old Bachelor Acceptance: A New Class of NonMonotone Threshold Accepting Methods
- Enhanced Design Flow and Optimizations for MultiProject Wafers
- Operations Research Letters 32 (2004) 499 --509 e se ier co ocate s
- 678 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 4, APRIL 2006 A Fast Hierarchical Quadratic Placement Algorithm
- Defocus-Aware Leakage Estimation and Control Andrew B. Kahng Swamy Muddu Puneet Sharma
- Zero-Change Netlist Transformations: A New Technique for Placement Benchmarking
- DPRP Algorithm Input: Hypergraph H(V; E)
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2005 1 Implementation and Extensibility of
- KALRA AND LYSECKY: ASHOUEI et al.: CARLONI et al.: LIU et al.: AN APPROACH FOR ADAPTIVE DRAM TEMPERATURE AND POWER MANAGEMENT 679 [8] P. Pant, R. K. Roy, and A. Chatterjee, "Dual-threshold voltage assign-
- 9 J.Cong, A.B. Kahngand G.Robins, Matching-Based Methods for High-PerformanceClock Routing", to appear in IEEE Transactions on CAD.
- Efficient Algorithms for the Minimum Shortest Path Steiner Arborescence Problem with Applications to VLSI Physical Design
- Provably Good Global Buffering by Generalized Multiterminal Multicommodity Flow Approximation
- Hierarchical Whitespace Allocation in Topdown Placement #
- Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and
- Smoothening Max-terms and Analytical Minimization of Half-Perimeter Wirelength
- Fast and Efficient Bright-Field AAPSM Conflict Detection and Correction
- Routing-Aware Scan Chain Ordering PUNEET GUPTA
- Statistical Timing Analysis in the Presence of Signal Integrity Effects
- 1236 IEEE TRANSACTIONS COMPUTERAIDED DESIGN INTEGRATED CIRCUITS SYSTEMS, 10, OCTOBER
- New and Improved BIST Diagnosis Methods from Combinatorial Group Testing Theory
- Tuning Strategies for Global Interconnects in HighPerformance DeepSubmicron ICs \Lambda
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH XX, 2010. 1 Layout Decomposition Approaches for Double
- KALRA AND LYSECKY: ASHOUEI et al.: CARLONI et al.: LIU et al.: AN APPROACH FOR ADAPTIVE DRAM TEMPERATURE AND POWER MANAGEMENT 679 [8] P. Pant, R. K. Roy, and A. Chatterjee, ``Dualthreshold voltage assign
- E cient Optimization by Modifying the Objective Function: Applications to Timing-Driven VLSI
- Limitations and Challenges of ComputerAided Design Technology for CMOS VLSI
- Faster Minimization of Linear Wirelength for Global Placement \Lambda Charles J. Alpert z , Tony F. Chan y , Andrew B. Kahng, Igor L. Markov y , Pep Mulet y
- Toward CAD-IP Reuse: The MARCO GSRC Bookshelf of Fundamental CAD Algorithms
- 100 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, N O. Y, MONTH 2001 Toward Better Wireload Models in the
- Scalable Heuristics for Design of DNA Probe Arrays Andrew B. Kahng,Ion I. Mandoiu,Pavel A. Pevzner,Sherief Reda, and Alexander Z. Zelikovsky
- Filling Algorithms and Analyses for Layout Density Control Andrew B. Kahng, Gabriel Robinsy, Anish Singhy and Alexander Zelikovsky
- 678 IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 4, APRIL 2006 A Fast Hierarchical Quadratic Placement Algorithm
- Combining Problem Reduction and Adaptive MultiStart: A New Technique for Superior Iterative Partitioning \Lambda
- 0018-9162/04/$20.00 2004 IEEE January 2004 47 C O V E R F E A T U R E
- 1236 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 10, OCTOBER 2001 Constraint-Based Watermarking Techniques for
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2003 1 Effective Iterative Techniques for Fingerprinting
- Recent Directions in Netlist Partitioning: A Survey \Lambda Charles J. Alpert and Andrew B. Kahng
- 14 T. Lengauer, Combinatorial Algorithms for Integrated Circuit Layout Wiley-Teubner, Berlin, 1990. 15 M. Lundy and A. Mees, Convergence of an annealing algorithm, Math. Programming 34 1986, 111-124.
- Wirelength Minimization for Min-Cut Placements via Placement Feedback
- 100 IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2000 Toward Accurate Models of Achievable Routing
- ComputerAided Optimization of DNA Array Design and Manufacturing
- IEEE TRANSACTIONS ON VLSI, VOL. XX, NO. Y, MONTH 2000 1 OPTIMAL PARTITIONERS
- Efficient Optimization by Modifying the Objective Function: Applications to TimingDriven VLSI
- Autonomous Robots, 4, 1--23 (1997) fl 1997 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
- [40] G. Reinelt, ``Fast Heuristics for Large Geometric Traveling Salesman Problems'', ORSA Journal on Computing, Vol. 4, No. 2, pp. 206217, 1992.
- Optimal Phase Con ict Removal for Layout of Dark Field Alternating Phase Shifting Masks
- Performance-driven optical proximity correction for mask cost reduction
- GateLength Biasing for Runtime Leakage Puneet Gupta Andrew B. Kahng Puneet Sharma Dennis Sylvester
- Improved LargeStep Markov Chain Variants for the Symmetric TSP Inki Hong, Andrew B. Kahng and ByungRo Moon
- Quantified Impacts of Guardband Reduction on Design Process Outcomes
- On Implementation Choices for Iterative Improvement Partitioning Algorithms \Lambda
- Spectral Partitioning: The More Eigenvectors, The Better Charles J. Alpert, Andrew B. Kahng and SoZen Yao y
- Smoothening Maxterms and Analytical Minimization of HalfPerimeter Wirelength \Lambda
- Asymmetric binary covering codes Joshua N. Cooper and Robert B. Ellis
- Toward CADIP Reuse: The MARCO GSRC Bookshelf of Fundamental CAD Algorithms \Lambda
- [28] Z. Li, J. F. Canny, and S. S. Sastry, On motion planning for dexrerous manipulation, part i: The problem formulation, in Proc. IEEE Intl. Conf. on Robotics and Automation, Scottsdale, AZ,
- Analysis of RC Interconnections Under ANDREW B. KAHNG and SUDHAKAR MUDDU
- Buffer insertion has become an increasingly critical optimi zation in high performance design. The problem of finding a
- Fast and Efficient BrightField AAPSM Conflict Detection and Correction
- Iterative Partitioning with Varying Node Weights \Lambda Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov
- On Wirelength Estimations for Row-Based Andrew E. Caldwell, Andrew B. Kahng, Stefanus Mantik,
- Improving CD Accuracy and Throughput by Subeld Scheduling in Electron Beam Mask Writing
- RoutingAware Scan Chain Ordering PUNEET GUPTA
- Stochastic Power/Ground Supply Voltage Prediction and Optimization via Analytical Placement
- Minimum Buffered Routing with Bounded Capacitive Load for Slew Rate and Reliability Control
- Submitted to IEEE Trans. on CAD An Analytical Delay Model for RLC Interconnects \Lambda
- Wirelength Minimization for MinCut Placements via Placement Feedback
- Local Unidirectional Bias for CutsizeDelay Tradeoff in PerformanceDriven Bipartitioning
- [4] H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, AddisonWesley, 1990, pp. 81133. [5] K. D. Boese, J. Cong, A. B. Kahng, K. S. Leung and D. Zhou, ``On HighSpeed VLSI Interconnects
- Chip Optimization Through STI StressAware Placement Perturbations and Fill Insertion
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2004 1 The YArchitecture for OnChip Interconnect
- 4 H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, 1990, pp. 81-133. 5 K. D. Boese, J. Cong, A. B. Kahng, K. S. Leung and D. Zhou, On High-Speed VLSI Interconnects
- Improving CD Accuracy and Throughput by Subfield Scheduling in Electron Beam Mask Writing
- Performancedriven optical proximity correction for mask cost reduction
- Design and Implementation of MoveBased Heuristics for VLSI Hypergraph Partitioning
- Hierarchical Whitespace Allocation in Top-down Placement
- Spectral Partitioning: The More Eigenvectors, The Better Charles J. Alpert, Andrew B. Kahng and So-Zen Yaoy
- Proc. Natl. Acad. Sci. USA Vol. 89, pp. 9235-9236, October 1992
- Hypergraph Partitioning With Fixed Vertices Charles J. Alpert, Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov
- Area Fill Synthesis for Uniform Layout Density
- Non-tree Routing for Reliability and Yield Improvement
- Iterative Partitioning with Varying Node Weights Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov
- Journal of VLSI Signal Processing, 2, 1?? (1997) fl 1997 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
- PlanarDME: A SingleLayer ZeroSkew Clock Tree Router \Lambda Andrew B. Kahng and ChungWen Albert Tsao
- Tuning Strategies for Global Interconnects in High-Performance Deep-Submicron ICs
- 1070 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 7, JULY 2010 Dose Map and Placement Co-Optimization for
- Faster Minimization of Linear Wirelength for Global Placement Charles J. Alpertz, Tony F. Chany, Andrew B. Kahng, Igor L. Markovy, Pep Mulety
- Compressible Area Fill Synthesis Yu Chen, Andrew B. Kahng, Gabriel Robins,
- Optimal Phase Conflict Removal for Layout of Dark Field Alternating Phase Shifting Masks \Lambda
- Chip Optimization Through STI Stress-Aware Placement Perturbations and Fill Insertion
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2004 1 The Y-Architecture for On-Chip Interconnect
- 28 Z. Li, J. F. Canny, and S. S. Sastry, On motion planning for dexrerous manipulation, part i: The problem formulation, in Proc. IEEE Intl. Conf. on Robotics and Automation, Scottsdale, AZ,
- 100 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2000 Toward Accurate Models of Achievable Routing
- Computer-Aided Optimization of DNA Array Design and Manufacturing
- LayoutAware Scan Chain Synthesis for Improved Path Delay Fault Coverage
- Copyright (C) 1997, 1998 by the Association for Computing Machinery, Inc. Permission to make digital or hard copies of part or all of this work
- ZeroChange Netlist Transformations: A New Technique for Placement Benchmarking
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2003 1 Effective Iterative Techniques for Fingerprinting
- (a) (b) (c) Figure 13: a Partitioning a net into strips chains; b a serpentine tour with
- Submitted to IEEE Trans. on CAD An Analytical Delay Model for RLC Interconnects
- Ave distance from other local minima Distance to best local minimum
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 8, AUGUST 2010 1229 Timing Yield-Aware Color Reassignment and
- Autonomous Robots, 4, 1 23 1997 c 1997 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
- Ave distance from other local minima Distance to best local minimum
- Scalable Heuristics for Design of DNA Probe Arrays # Andrew B. Kahng, + Ion I. Mandoiu, # Pavel A. Pevzner, Sherief Reda, and Alexander Z. Zelikovsky
- Filling Algorithms and Analyses for Layout Density Control \Lambda Andrew B. Kahng, Gabriel Robins y , Anish Singh y and Alexander Zelikovsky
- Minimum Buffered Routing with Bounded Capacitive Load for Slew Rate and Reliability Control
- 22 A. B. Kahng and G.Robins, A New Class of Iterative Steiner Tree Heuristics with Good Performance", IEEE Transactions on CAD 117, July 1992, pp. 893-902.
- Optimal Algorithms for Substrate Testing in Multi-Chip Modules
- New and Improved BIST Diagnosis Methods from Combinatorial Group Testing Theory
- [14] T. Lengauer, Combinatorial Algorithms for Integrated Circuit Layout (WileyTeubner, Berlin, 1990). [15] M. Lundy and A. Mees, Convergence of an annealing algorithm, Math. Programming 34 (1986), 111124.
- 100 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, N O. Y, MONTH 2001 Toward Better Wireload Models in the
- [9] J. Cong, A. B. Kahng and G. Robins, ``MatchingBased Methods for HighPerformance Clock Routing'', to appear in IEEE Transactions on CAD.
- Multilevel Circuit Partitioning Charles J. Alpert, Member, IEEE, JenHsin Huang, Member, IEEE,
- On Wirelength Estimations for RowBased Andrew E. Caldwell, Andrew B. Kahng, Stefanus Mantik,
- Optimal Algorithms for Substrate Testing in MultiChip Modules \Lambda
- [22] A. B. Kahng and G. Robins, ``A New Class of Iterative Steiner Tree Heuristics with Good Performance'', IEEE Transactions on CAD 11(7), July 1992, pp. 893902.
- Planar-DME: A Single-Layer Zero-Skew Clock Tree Router Andrew B. Kahng and Chung-Wen Albert Tsao
- 40 G. Reinelt, Fast Heuristics for Large Geometric Traveling Salesman Problems", ORSA Journal on Computing, Vol. 4, No. 2, pp. 206-217, 1992.
- Multilevel Circuit Partitioning Charles J. Alpert, Member, IEEE, Jen-Hsin Huang, Member, IEEE,
- Analytical Engines Are Unnecessary in TopDown PartitioningBased Placement \Lambda
- On the SkewBounded MinimumBuffer Routing Tree Problem Christoph Albrecht, Andrew B. Kahng, Bao Liu, Ion I. Mandoiu, and Alexander Z. Zelikovsky
- Auxiliary PatternBased OPC for Better Printability, Timing and Leakage Control
- Hypergraph Partitioning With Fixed Vertices \Lambda Charles J. Alpert, Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov
- (a) (b) (c) Figure 13: (a) Partitioning a net into strips/chains; (b) a serpentine tour with
- DefocusAware Leakage Estimation and Control Andrew B. Kahng Swamy Muddu Puneet Sharma
- Enhanced Design Flow and Optimizations for Multi-Project Wafers
- Design and Implementation of Move-Based Heuristics for VLSI Hypergraph Partitioning
- Area Fill Synthesis for Uniform Layout Density
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2006 1 Wafer TopographyAware Optical Proximity
- On the Intrinsic Rent Parameter and SpectraBased Partitioning Methodologies \Lambda
- [19] H. Muhlenbein, M. GeorgesSchleuter, and O. Kramer, ``Evolution Algorithms in Combinatorial Optimization,'' Parallel Computing 7 (1988), pp. 65--85.
- Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and
- Old Bachelor Acceptance: A New Class of Non-Monotone Threshold Accepting Methods
- Recent Directions in Netlist Partitioning: A Survey Charles J. Alpert and Andrew B. Kahng
- DP-RP Algorithm Input: Hypergraph HV;E
- On Implementation Choices for Iterative Improvement Partitioning Algorithms
- Analysis of RC Interconnections Under ANDREW B. KAHNG and SUDHAKAR MUDDU
- Combining Problem Reduction and Adaptive Multi-Start: A New Technique for Superior Iterative Partitioning
- E cient Algorithms for the Minimum Shortest Path Steiner Arborescence Problem with Applications to VLSI Physical Design
- IEEE TRANSACTIONS ON VLSI, VOL. XX, NO. Y, MONTH 2000 1 OPTIMAL PARTITIONERS
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 1, FEBRUARY 2003 3 Improved A Priori Interconnect Predictions and
- Operations Research Letters 32 (2004) 499509 www.elsevier.com/locate/dsw
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 5, MAY 2005 1 Implementation and Extensibility of
- Gate-Length Biasing for Runtime Leakage Puneet Gupta Andrew B. Kahng Puneet Sharma Dennis Sylvester
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2006 1 Wafer Topography-Aware Optical Proximity
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS , VOL. 27, NO. 1, JANUARY 2008 3 Keynote Paper
- Statistical Timing Analysis in the Presence of Signal Integrity Effects
- Auxiliary Pattern-Based OPC for Better Printability, Timing and Leakage Control
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH XX, 2008. 1 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH XX, 2008. 2
- Lens Aberration Aware Placement for Timing Yield
- Quantified Impacts of Guardband Reduction on Design Process Outcomes
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH XX, 2010. 1 Layout Decomposition Approaches for Double
- Electrical assessment of lithographic gate line-end patterning
- 62 IEEE EMBEDDED SYSTEMS LETTERS, VOL. 2, NO. 3, SEPTEMBER 2010 Accurate Machine-Learning-Based On-Chip
- Layout-Aware Scan Chain Synthesis for Improved Path Delay Fault Coverage
- Detailed Placement for Enhanced Control of Resist and Etch CDs
- Stochastic Power/Ground Supply Voltage Prediction and Optimization via Analytical Placement
- DOE-Based Extraction of CMP, Active and Via Fill Impact on Capacitances
- Compressible Area Fill Synthesis Yu Chen, Andrew B. Kahng, Gabriel Robins,
- On the Skew-Bounded Minimum-Buffer Routing Tree Problem Christoph Albrecht, Andrew B. Kahng, Bao Liu, Ion I. Mandoiu, and Alexander Z. Zelikovsky
- Copyright (C) 1997, 1998 by the Association for Computing Machinery, Inc. Permission to make digital or hard copies of part or all of this work
- 19 H. Muhlenbein, M. Georges-Schleuter, and O. Kramer, Evolution Algorithms in Combinatorial Optimization," Parallel Computing 7 1988, pp. 65 85.
- On the Intrinsic Rent Parameter and Spectra-Based Partitioning Methodologies
- 1132 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 10, OCTOBER 2002 Area Fill Synthesis for Uniform Layout Density
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL. 11, NO. 11, NOVEMBER 19921462 of unconventional faults in CMOS circuits," IEEE Trans. Computer-
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 12, NO. 8, AUGUST 1993 1157 Matching-Based Methods for High-Performance
- Graph-BasedFPGATechnologyMapping THEFIELD-PROGRAMMABLE gate
- Pattern RecognitionLetters 12 (1991)757-764 December 1991 North-Holland
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL. I I . NO. 6, JUNE 1992 139 Provably Good Performance-Driven Global Routing
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL. 11, NO. I, JULY 1992 893 A New Class of Iterative Steiner Tree Heuristics with
