- 14 2006 IEEE International Solid-State Circuits Conference ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.5
- 166 2010 IEEE International Solid-State Circuits Conference ISSCC 2010 / SESSION 8 / HIGH-SPEED WIRELINE TRANSCEIVERS / 8.6
- Abstract: Present ferroelectric (FE) capacitor models mostly rely on continuous hysteresis loop characteristics of FE materials. Our experimental results show that this approach overestimates
- 2024 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 11, NOVEMBER 2004 Circuit Implementations of the Differential
- ISSCC 2003 / SESSION 17 / SRAM AND DRAM / PAPER 17.3 17.3 A Current-Saving Match-Line Sensing Scheme
- 1972 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 9, SEPTEMBER 2008 Match Sensing Using Match-Line Stability in
- 436 2011 IEEE International Solid-State Circuits Conference ISSCC 2011 / SESSION 25 / CDRs & EQUALIZATION TECHNIQUES / 25.1
- A Study of Multiple-Valued Magnetoresistive RAM (MRAM) Using Binary MTJ Devices
- 7th International Workshop on PostBinary ULSI Systems, Fukuoka, Japan, May 26, 1998 68 Abstract: This talk provides an introduction to Content Addressable Memories (CAM),
- Abstract: Six different behavioral models for ferroelectric capacitors are surveyed with an emphasis on their usefulness in the transient circuit simulation of integrated nonvolatile memories. These models can be
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 1, JANUARY 2006 43 An Area-Efficient Universal Cryptography Processor
- 354 2011 IEEE International Solid-State Circuits Conference ISSCC 2011 / SESSION 20 / HIGH-SPEED TRANSCEIVERS & BUILDING BLOCKS / 20.5
- Using Cache to Reduce Power in Content-Addressable Memories (CAMs) Kostas Pagiamtzis and Ali Sheikholeslami
- 1958 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 11, NOVEMBER 2003 A Mismatch-Dependent Power Allocation Technique
- 16 978-4-86348-010-0 2009 Symposium on VLSI Circuits Digest of Technical Papers A Digital Offset-Compensation Scheme for an LA and CDR in 65-nm CMOS
- The use of Look-Up Tables (LUTs) is extended from binary to multiple-valued logic (MVL) circuits. A multiple-
- IEEE 2006 Custom Intergrated Circuits Conference (CICC) A 5Gb/s Transmitter with Reflection Cancellation
- 1512 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 A Low-Power Content-Addressable Memory (CAM)
- 154 2011 IEEE International Solid-State Circuits Conference ISSCC 2011 / SESSION 8 / ARCHITECTURES & CIRCUITS FOR NEXT GENERATION WIRELINE TRANSCEIVERS / 8.7
- REAL-TIMESOUND LOCALIZATIONUSING FIELD-PROGRAMMABLEGATE ARRAYS Duy Nguyen, Purham Aarabi, Ali Sheikholeslumi
- 712 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 3, MARCH 2006 Content-Addressable Memory (CAM) Circuits and
- REAL-TIME DUAL-MICROPHONE SPEECH ENHANCEMENT USING FIELD PROGRAMMABLE GATE ARRAYS
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 6, JUNE 2010 1091 A 5-Gb/s ADC-Based Feed-Forward CDR
- 2224 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 10, OCTOBER 2007 A 3.2 Gb/s CDR Using Semi-Blind Oversampling
- 2224 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 10, OCTOBER 2007 A 3.2 Gb/s CDR Using Semi-Blind Oversampling
- 902 IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS--PART B: CYBERNETICS, VOL. 36, NO. 4, AUGUST 2006 Real-Time Face Detection and Lip Feature Extraction
- IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 53, NO. 6, JUNE 2005 2243 Robust Sound Localization in 0.18 m CMOS
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 155 A Ternary Content-Addressable Memory (TCAM) Based on 4T Static Storage
- A Combined Anti-Aliasing Filter and 2-tap FFE in 65-nm CMOS for 2x Blind 2-10 Gb/s ADC-Based
- A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS Siamak Sarvari1
- Cross-coupled Bit-Line Biasing for 22-nm SRAM David Halupka and Ali Sheikholeslami
- AN ADAPTIVE4-PAM DECISION-FEEDBACK EQUALIZER FOR CHIP-TO-CHIP Marcus van Ierssel, Joyce Wong,AU Sheikholeslami
- A Multiple-valued Ferroelectric Content-Addressable Memory
- 1. INTRODUCTION Ferroelectric (FE) capacitors have long been
- 256 2010 IEEE International Solid-State Circuits Conference ISSCC 2010 / SESSION 14 / NON-VOLATILE MEMORY / 14.1
- Signaling Capacity of FR4 PCB Traces for Chip-to-ChipCommunication
- VLSI Implementationof a Real-Time Video Watermark Embedder and Nebu John Muthui, Ali Sheikholeslami, and Deepa Kundur
- 168 2010 IEEE International Solid-State Circuits Conference ISSCC 2010 / SESSION 8 / HIGH-SPEED WIRELINE TRANSCEIVERS / 8.7
