- Transition Density, A Stochastic Measure of Activity in Digital Circuits
- A Gate-Level Timing Model for SOI Circuits Mehrdad Shahriari and Farid N. Najm
- Estimation of State Line Statistics in Sequential Circuits
- 1826 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 10, OCTOBER 2008 Early Analysis and Budgeting of Margins and
- Transition Density, A Stochastic Measure of Activity in Digital Circuits
- Estimation of State Line Statistics in Sequential Circuits
- CREST A CURRENT ESTIMATOR FOR CMOS CIRCUITS Farid Najmy, Richard Burchz, Ping Yangz, and Ibrahim Hajjy
- Electromigration Median TimetoFailure based on a Stochastic Current Waveform \Lambda
- A Static PatternIndependent Technique for Power Grid Voltage Integrity Verification #
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 30, NO. 5, MAY 2011 691 Fast Vectorless Power Grid Verification
- Interconnect Capacitance Estimation for FPGAs Jason H. Anderson Farid N. Najm
- Estimating Power Dissipation in VLSI Circuits Farid N. Najm
- Switching Activity Analysis and PreLayout Activity Prediction for FPGAs
- Statistical Verification of Power Grids Considering ProcessInduced Leakage Current Variations #
- EnergyPerCycle Estimation at RTL + Subodh Gupta and Farid N. Najm
- Power Estimation for Large Sequential Circuits Joseph N. Kozhaya and Farid N. Najm +
- Worst Case Voltage Drops in Power and Ground Buses of CMOS VLSI Circuits
- DESIGNFOR QUALITY A CAD Systemfor Modeling VoltageDrop and
- PostMapping Transformations for LowPower Synthesis y Rajendran Panda and Farid N. Najm
- PreLayout Estimation of Individual Wire Lengths Srinivas Bodapati and Farid N. Najm
- Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits
- Early P/G Grid Voltage Integrity Verification Mehmet Avci
- Power Macromodeling for High Level Power Estimation Subodh Gupta and Farid N. Najm
- LowLeakage AsymmetricCell SRAM 1 Navid Azizi
- A Static Pattern-Independent Technique for Power Grid Voltage Integrity Verification
- Low-pass Filter for Computing the Transition Density in Digital Circuits
- Analytical Models for RTL Power Estimation of Combinational and Sequential Circuits
- Parameterized Timing Analysis with General Delay Models and Arbitrary Variation Sources
- 574 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 3, MARCH 2007 A Yield Model for Integrated Circuits and Its
- Managing Verification Error Traces with Bounded Model Debugging
- A Monte Carlo Approach for Power Estimation Richard Burch, Farid Najm, Ping Yang, and Timothy Tricky
- Lowpass Filter for Computing the Transition Density in Digital Circuits
- Multigridlike Technique for Power Grid Analysis Joseph N. Kozhaya
- I/O Buffer Placement Methodology for ASICs Joseph N. Kozhaya
- PreLayout Estimation of Individual Wire Lengths Srinivas Bodapati and Farid N. Najm
- April 18, 2001 EDTN Network's
- Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability
- Statistical Estimation of the Switching Activity in Digital Circuitsy
- PowerAware Technology Mapping for LUTBased FPGAs Jason H. Anderson and Farid N. Najm
- Transition Density, A New Measure of Activity in Digital Circuits
- A Design Methodology for Power Electronics \Lambda Luis E. Amaya, Philip T. Krein, Farid N. Najm
- Transition Density, A New Measure of Activity in Digital Circuits
- A GateLevel Timing Model for SOI Circuits + Mehrdad Shahriari and Farid N. Najm
- Early Power Estimation for VLSI Circuits Kavel M. Buyuksahin, Member, IEEE, Farid N. Najm, Fellow, IEEE
- The Complexity of Fault Detection in MOS VLSI Circuits \Lambda
- Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, NO. Y, MONTH 2002 100 A Technique For Improving DualOutput Domino
- Power Modeling for High Level Power Estimation + Subodh Gupta and Farid N. Najm
- A Survey of Power Estimation Techniques in VLSI Circuits Farid N. Najm
- 746 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 7, JULY 2007 Variations-Aware Low-Power Design and Block
- Early Statistical Timing Analysis with Unknown Within-Die Correlations
- 1618 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 9, SEPTEMBER 2006 Dynamic-Range Estimation
- Multigrid-like Technique for Power Grid Analysis Joseph N. Kozhaya
- Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits
- Statistical Estimation of Leakage-Induced Power Grid Voltage Drop Considering Within-Die Process Variations
- Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits
- Towards a HighLevel Power Estimation Capability y Mahadevamurty Nemani and Farid N. Najm
- Computation of Bus Current Variance for Reliability Estimation of VLSI Circuits \Lambda
- Delay Estimation of VLSI Circuits from a High-Level View Mahadevamurty Nemani and Farid N. Najm
- Incremental Partitioning-Based Vectorless Power Grid Verification
- Statistical Estimation of LeakageInduced Power Grid Voltage Drop Considering WithinDie Process Variations #
- Technology Decomposition for LowPower Synthesis y Rajendran Panda and Farid N. Najm
- Towards a HighLevel Power Estimation Capability y Farid N. Najm
- HIGH-LEVEL POWER ESTIMATION AND THE AREA COMPLEXITY OF BOOLEAN FUNCTIONS
- CREST -A CURRENT ESTIMATOR FOR CMOS CIRCUITS Farid Najmy, Richard Burchz, Ping Yangz, and Ibrahim Hajjy
- The Complexity of Fault Detection in MOS VLSI Circuits
- An Extension of Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits
- Pattern Independent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algorithms,
- Towards a High-Level Power Estimation Capability y Mahadevamurty Nemani and Farid N. Najm
- VLSI DESIGN 1998,Vof. 7, No. 3, pp.243154
- High-Level Area and Power Estimation for VLSI Circuits Mahadevamurty Nemani and Farid N. Najm
- Power Estimation for Large Sequential Circuits Joseph N. Kozhaya and Farid N. Najm
- Analysis and Verification of Power Grids Considering Process-Induced Leakage Current
- Active Leakage Power Optimization for FPGAs Jason H. Anderson, Student Member, IEEE, and Farid N. Najm, Fellow, IEEE
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 7, JULY 2008 1291 A Linear-Time Approach for Static Timing Analysis
- Low-Power Programmable FPGA Routing Circuitry Jason H. Anderson, Member, IEEE, and Farid N. Najm, Fellow, IEEE
- 92 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 1, JANUARY 2010 Verification and Codesign of the Package and Die
- TECH FORUM: [VERIFIED RTL TO GATES] Efficient RC power grid
- PATTERN-INDEPENDENT CURRENT ESTIMATION FOR RELIABILITY ANALYSIS OF CMOS CIRCUITS
- MAXIMUM CURRENT ESTIMATION IN CMOS CIRCUITS Harish Kriplaniy
- Worst Case Voltage Drops in Power and Ground Buses of CMOS VLSI Circuits
- Cyclic Stress Tests for Full Scan Circuits Vinay P. Dabholkar Sreejit Chakravarty
- Technology Decomposition for Low-Power Synthesisy Rajendran Panda and Farid N. Najm
- Power Estimation Techniques for Integrated Circuits Farid N. Najm
- A Design Methodology for Power Electronics Luis E. Amaya, Philip T. Krein, Farid N. Najm
- Monte-Carlo Approach for Power Estimation in Sequential Circuits Vikram Saxenay, Farid N. Najm and Ibrahim N. Hajj
- A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits
- High-Level Area and Power Estimation for VLSI Circuits Mahadevamurty Nemani and Farid N. Najm
- Pre-Layout Estimation of Individual Wire Lengths Srinivas Bodapati and Farid N. Najm
- High-Level Power Estimation with Interconnect Effects Kavel M. Buyuksahin
- Frequency-Domain Supply Current Macro-Model Srinivas Bodapati
- High-Level Area Estimation Kavel M. Buyuksahin
- Optimization Technique for FB/TB Assignment in PD-SOI Digital CMOS Circuits
- Timing Analysis in Presence of Power Supply and Ground Voltage Variations
- Active Leakage Power Optimization for FPGAs Jason H. Anderson,
- An Asymmetric SRAM cell to lower Gate Leakage Navid Azizi
- Statistical Estimation of Circuit Timing Vulnerability Due to Leakage-Induced Power Grid Voltage Drop
- A Novel Low-Power FPGA Routing Switch Jason H. Anderson and Farid N. Najm
- Low-Power Programmable Routing Circuitry for FPGAs Jason H. Anderson
- Dynamic Range Estimation for Nonlinear Systems Bin Wu Jianwen Zhu Farid N. Najm
- On the Need for Statistical Timing Analysis Farid N. Najm
- A Non-Parametric Approach for Dynamic Range Estimation of Nonlinear Systems
- Compensation for Within-Die Variations in Dynamic Logic by using Body-Bias
- Look-Up Table Leakage Reduction for FPGAs Navid Azizi and Farid N. Najm
- Statistical Timing Analysis with Two-sided Constraints Khaled R. Heloue Farid N. Najm
- An Adaptive FPGA Architecture with Process Variation Compensation and Reduced Leakage
- Handling Inductance in Early Power Grid Verification Nahi H. Abdul Ghani
- A Linear-Time Approach for Static Timing Analysis Covering All Process Corners
- Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation
- Early Power Grid Verification Under Circuit Current Uncertainties
- Parameterized Timing Analysis with General Delay Models and Arbitrary Variation Sources
- Efficient Block-Based Parameterized Timing Analysis Covering All Potentially Critical Paths
- Fast Vectorless Power Grid Verification Using an Approximate Inverse Technique
- Clock Skew Optimization Via Wiresizing For Timing Sign-off Covering All Process Corners
- PSTA-based Branch and Bound Approach to the Silicon Speedpath Isolation Problem
- Power Grid Correction Using Sensitivity Analysis Meric Aydonat
- Electromigration Median Time-to-Failure based on a Stochastic Current Waveform
- I/O Buffer Placement Methodology for ASICs Joseph N. Kozhaya
- Power Modeling for High Level Power Estimation Subodh Gupta and Farid N. Najm
- A Case for Asymmetric-Cell Cache Memories Andreas Moshovos, Babak Falsafi, Farid Najm, Navid Azizi
- A Soft-Error Tolerant Content-Addressable Memory (CAM) Using An Error-Correcting-Match Scheme
- HighLevel Area Estimation # Kavel M. B
- McPOWER: A Monte Carlo Approach to Power Estimation Richard Burch \Lambda , Farid Najm \Lambda , Ping Yang \Lambda , and Timothy Trick y
- Timing Analysis in Presence of Power Supply and Ground Voltage Variations #
- Effect of Statistical Clock Skew Variations on Chip Timing Khaled R. Heloue Farid N. Najm
- Towards a High-Level Power Estimation Capabilityy Farid N. Najm
- An Extension of Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits \Lambda
- Pattern Independent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algorithms,
- Statistical Estimation of the Switching Activity in Digital Circuits y
- Energy and Peak-Current Per-Cycle Estimation at RTLy Subodh Gupta and Farid N. Najm
- Power-Aware Technology Mapping for LUT-Based FPGAs Jason H. Anderson and Farid N. Najm
- Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits
- Power MacroModels For DSP Blocks With Application to HighLevel Synthesis +
- MonteCarlo Approach for Power Estimation in Sequential Circuits Vikram Saxena y , Farid N. Najm and Ibrahim N. Hajj
- Power Macromodeling for High Level Power Estimation + Subodh Gupta and Farid N. Najm
- TESTGENERATIONFORPHYSICALFAULTS IN MOSVLSI CIRCUITST
- A Multigrid-like Technique for Power Grid Analysis Joseph N. Kozhaya, Sani R. Nassif, and Farid N. Najm
- Switching Activity Analysis and Pre-Layout Activity Prediction for FPGAs
- Design Techniques for Gate-Leakage Reduction in CMOS Circuits Rafik S. Guindi and Farid N. Najm
- Post-Mapping Transformations for Low-Power Synthesis y Rajendran Panda and Farid N. Najm
- MAXIMUM CURRENT ESTIMATION IN CMOS CIRCUITS Harish Kriplani y , Farid Najm yy and Ibrahim Hajj y
- An Optimization Technique For DualOutput Domino Logic Sumant Ramprasad, Ibrahim N. Hajj, and Farid N. Najm
- A Monte Carlo Approach for Power Estimation Richard Burch \Lambda , Farid Najm \Lambda , Ping Yang \Lambda , and Timothy Trick y
- Design Techniques for GateLeakage Reduction in CMOS Circuits Rafik S. Guindi and Farid N. Najm
- HighLevel Area Prediction for Power Estimation + Mahadevamurty Nemani and Farid N. Najm
- Analytical Models for RTL Power Estimation of Combinational and Sequential Circuits +
- Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuitsy
- A GateLevel Leakage Power Reduction Method for UltraLowPower CMOS Circuits +
- Improved Estimation of the Switching Activity for Reliability Prediction in VLSI Circuits
- Early Analysis of Timing Margins and Yield Khaled R. Heloue
- www.cmpnet.com The Technology Network
- Quantifying Robustness Metrics in Parameterized Static Timing Analysis
- Technology-dependent Transformations For Low-power Synthesis Rajendran Panda, Advanced Design Technologies, Motorola, Inc., Austin, TX
- Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits
- Quantifying Robustness Metrics in Parameterized Static Timing Analysis
- Analytical Model for High Level Power Modeling of Combinational and Sequential Circuits +
- PATTERNINDEPENDENT CURRENT ESTIMATION FOR RELIABILITY ANALYSIS OF CMOS CIRCUITS
- HIGHLEVEL POWER ESTIMATION AND THE AREA COMPLEXITY OF BOOLEAN FUNCTIONS \Lambda
- Power Estimation Techniques for Integrated Circuits Farid N. Najm
- Abstract--We introduce a wavelet-based framework to characterize circuit currents and compute worst-case supply/ground voltage fluctuations. This framework is apt at determining the impact of the various stages of the power delivery network, enabling
- 2156 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 10, OCTOBER 2006 Voltage-Aware Static Timing Analysis
- Computation of Bus Current Variance for Reliability Estimation of VLSI Circuits
- 790 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL. 9. NO. 7. JULY I99O The editorial staff apologizesto the authors and readersfor this prob-
- Using Keeper Control and Body Bias for Fine Grained Threshold Voltage Compensation in Dynamic Logic
- Full-Chip Model for Leakage Current Estimation Considering Within-Die Correlation
- Power Estimation in Sequential Circuits y Farid N. Najm, Shashank Goel, and Ibrahim N. Hajj
- Improved Estimation of the Switching Activity for Reliability Prediction in VLSI Circuits
- A Statistical Model for Electromigration Failures Gilbert Yoh and Farid N. Najm
- Statistical Timing Analysis Based on a Timing Yield Model Farid N. Najm
- High-Level Area Prediction for Power Estimation Mahadevamurty Nemani and Farid N. Najm
- An Optimization Technique For Dual-Output Domino Logic Sumant Ramprasad, Ibrahim N. Hajj, and Farid N. Najm
- Power Estimation in Sequential Circuitsy Farid N. Najm, Shashank Goel, and Ibrahim N. Hajj
- FrequencyDomain Supply Current MacroModel # Srinivas Bodapati
- Technologydependent Transformations For Lowpower Synthesis Rajendran Panda, Advanced Design Technologies, Motorola, Inc., Austin, TX
- A Survey of Power Estimation Techniques in VLSI Circuits Farid N. Najm
- HighLevel Power Estimation with Interconnect Effects # Kavel M. B
- Cyclic Stress Tests for Full Scan Circuits Vinay P. Dabholkar Sreejit Chakravarty
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 10, OCTOBER 2004 1015 Power Estimation Techniques for FPGAs
- McPOWER: A Monte Carlo Approach to Power Estimation Richard Burch, Farid Najm, Ping Yang, and Timothy Tricky
- High-Level Current Macro-Model for Logic Blocks Srinivas Bodapati, Member, IEEE, Farid N. Najm, Fellow, IEEE
- Minimization of Delay Sensitivity to Process Induced Voltage Threshold Variations
- Pre-Layout Estimation of Individual Wire Lengths Srinivas Bodapati and Farid N. Najm
- A Statistical Model for Electromigration Failures + Gilbert Yoh and Farid N. Najm
- Energy and PeakCurrent PerCycle Estimation at RTL y Subodh Gupta and Farid N. Najm
- HighLevel Area and Power Estimation for VLSI Circuits + Mahadevamurty Nemani and Farid N. Najm
- HighLevel Area and Power Estimation for VLSI Circuits + Mahadevamurty Nemani and Farid N. Najm
- Accurate Power Estimation for Large Sequential Circuits + Joseph N. Kozhaya and Farid N. Najm
- Variations-Aware Low-Power Design with Voltage Scaling Navid Azizi
- Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits
- Estimating Power Dissipation in VLSI Circuits Farid N. Najm
- Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations
- A Family of Cells to Reduce the Soft-Error-Rate in Ternary-CAM
- Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits
- An Analytical Approach for Dynamic Range Estimation Bin Wu Jianwen Zhu Farid N. Najm
- Accurate Power Estimation for Large Sequential Circuits Joseph N. Kozhaya and Farid N. Najm
- Power Macro-Models For DSP Blocks With Application to High-Level Synthesis
- A Multigridlike Technique for Power Grid Analysis Joseph N. Kozhaya, Sani R. Nassif, and Farid N. Najm
- Worst-Case Circuit Delay Taking into Account Power Supply Variations
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, NO. Y, MONTH 2002 100 A Technique For Improving Dual-Output Domino
- Energy-Per-Cycle Estimation at RTL Subodh Gupta and Farid N. Najm
- Efficient RC Power Grid Verification Using Node Elimination
- A Worst-Case Circuit Delay Verification Technique Considering Power Grid Voltage Variations
- Extreme Delay Sensitivity and the WorstCase Switching Activity in VLSI Circuits y
- Delay Estimation of VLSI Circuits from a HighLevel View + Mahadevamurty Nemani and Farid N. Najm
- A geometric approach for early power grid verification using current constraints
- Power Grid Voltage Integrity Verification Department of ECE
- Analytical Model for High Level Power Modeling of Combinational and Sequential Circuits
- A Fast Approach for Static Timing Analysis Covering All PVT Corners
- Power Grid Verification Using Node and Branch Nahi Abdul Ghani
- Power Grid Correction Using Sensitivity Analysis Under an Pamela Al Haddad
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 31, NO. 2, FEBRUARY 2012 271 Maximum Circuit Activity Estimation Using
