- A High-Performance Unicast Configuration Scheme for an H-Tree Based Reconfigurable Hardware
- 1438 IEEE TRANSACTIONS ON NEURAL NETWORKS, VOL. 11, NO. 6, NOVEMBER 2000 Elementary Function Generators for Neural-Network
- A Hybrid Wave-Pipelined Network Router Jose G. Delgado-Frias
- CACHE REPLACEMENT POLICIES FOR IP ADDRESS LOOKUPS Ruirui Guo,+
- High Performance Memory Read Using Cross-Coupled Pull-up Circuitry
- A Symmetric Differential Clock Generator for Bit-Serial Hardware
- Wave-Pipelining the Global Interconnect to Reduce the Associated Delays
- Abstract--Radiation-induced transient disruptions affecting signals in digital integrated circuits are a primary means of
- 1390 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 47, NO. 9, SEPTEMBER 2000 A High-Performance Encoder With Priority Lookahead
- A VLSI Self-Compacting Bu er for DAMQ Communication Switches Jos e G. Delgado-Frias and Richard Diaz
- Instruction Set Architecture Spring 2008 EE 334 2
- 1EE334 Spring 2008 Arithmetic for Computers
- A Mesochronous Pipeline Scheme for High Performance Low Power Digital Systems
- Adder & Multplier Carry-Select Adder
- A High Performance Hybrid Wave-Pipelined Multiplier Suryanarayana B. Tatapudi and Jos G. Delgado-Frias
- CptSCptS 5 6 1 / E E 5 2 45 6 1 / E E 5 2 4 CCOMPUTEROMPUTER AARCHITECTURERCHITECTURE
- 14 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 1, JANUARY 2008 A Medium-Grain Reconfigurable Architecture for
- A DAMQ SHARED BUFFER SCHEME FOR NETWORK-ON-CHIP Jin Liu and Jos G. Delgado-Frias
- EE334 Name: _________________________________ Computer Architecture Homework assignment 4 February 16, 2011
- Comparison of SET-Resistant Approaches for Memory-Based Architectures
- A VLSI Wrapped Wave Front Arbiter for Crossbar Switches Jose G. Delgado-Frias
- A Shared Self-Compacting Buffer for Network-On-Chip Systems
- Enhanced Fault-Tolerant Data Latches for Deep Submicron CMOS
- Reducing Power and Delay in Memory Cells Using Virtual Source Transistors
- BASIS: A Biological Approach to System Information Security Victor A. Skormin1
- Abstract--A hybrid wave-pipeline multiplier architecture is described in this paper. Mathematical analysis is provided to
- USING A TWO-TIMER SCHEME TO DETECT SELFISH NODES IN MOBILE AD-HOC NETWORKS
- School of Electrical Engineering and Computer Science WASHINGTON STATE UNIVERSITY
- A VLSI High-Performance Encoder with Priority Lookahead Jos e G. Delgado-Frias and Jabulani Nyathi
- EE334 Computer Architecture Name:______________________________ Homework Assignment 2 Due: February 7, 2011
- 1564 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 53, NO. 3, JUNE 2006 Schemes for Eliminating Transient-Width
- EE334 Computer Architecture Spring 2011 Homework assignment 3 Sine computation using Taylor Series Due: Feb. 9, 2011
- WASHINGTON STATE UNIVERSITY Introduction (cont'd)
- EE524/CptS561 Jose G. Delgado-Frias 1 Basic steps to process an instruction
- Fault Tolerant Interleaved Switching Fabrics for Scalable High-Performance Routers
- Interleaved Multistage Switching Fabrics for Scalable High Performance Routers
- A Neuro-Emulator with Embedded Capabilities for Generalized Learning
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 52, NO. 10, OCTOBER 2005 2139 Decoupled Dynamic Ternary Content
- Hardened by Design Techniques for Implementing Multiple-Bit Upset Tolerant Static Memories
- A TWO-LEVEL RECONFIGURABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING
- Redundant Array of Independent Fabrics -An Architecture for Next Generation Network
- A MEDIUM-GRAIN RECONFIGURABLE CELL ARRAY FOR DSP Jos G. Delgado-Frias, Mitchell J. Myjak, Fredrick L. Anderson, and Daniel R. Blum
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 50, NO. 1, JANUARY 2003 135 A VLSI Crossbar Switch with Wrapped Wave
- 1182 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 45, NO. 11, NOVEMBER 1998 A Programmable Dynamic Interconnection
- A VLSI Self-Compacting Buffer for Priority Queue Scheduling Suryanarayana B. Tatapudi and Jos G. Delgado-Frias
- AN ASSOCIATIVE TERNARY CACHE FOR IP ROUTING James J. Rooney1
- Design and Evaluation of a DAMQ Multiprocessor Network With Self-Compact ing Buffers
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 54, NO. 6, JUNE 2007 1255 Medium-Grain Cells for Reconfigurable
- A two-level reconfigurable architecture for digital signal processing M.J. Myjak 1
- MARS: Misbehavior Detection in Ad Hoc Networks Li Zhao and Jos G. Delgado-Frias
- Abstract --This paper presents a hardware based cache scheme to detect misbehaving nodes in mobile ad hoc network. In this
- Reducing Power in Memory Decoders by Means of Selective Precharge Schemes
- USING A CACHE SCHEME TO DETECT SELFISH NODES IN MOBILE AD HOC NETWORKS
- A NOVEL COMPACTION SCHEME FOR ROUTING TABLES IN TCAM TO ENHANCE CACHE HIT RATE
- 1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 53, NO. 5, MAY 2006 A Mesochronous Pipelining Scheme for
- An Energy-Efficient Differential Flip-Flop for Deeply Pipelined Systems
- Abstract--A mesochronous pipeline scheme is described in this paper. In a conventional pipeline scheme each pipeline stage
- ON THROUGPUT OF MULTIPATH DATA TRANSMISSION OVER MULTIHOP AD HOC NETWORKS
- Mapping and Performance of DSP Benchmarks on a Medium-Grain Reconfigurable Architecture
- Multipath Routing Based Secure Data Transmission in Ad Hoc Networks
- Superpipelined Reconfigurable Hardware for DSP Mitchell J. Myjak and Jose G. Delgado-Frias
- Abstract--A novel mesochronous pipelining scheme is described in this paper. The clock period in the proposed
- A Bit-Serial Cell for Reconfigurable Hardware Mitchell J. Myjak and Jose G. Delgado-Frias
- AN ASSOCIATIVE TERNARY CACHE FOR IP ROUTING James J. Rooney
- EE334 Spring 2010 Chapter Four
- Basic steps to process an instruction Instruction Fetch
- CACHE MEMORY Program locality
- 1764 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 49, NO. 12, DECEMBER 2002 A Hybrid Wave Pipelined Network Router
- Instruction Set PrinciplesInstruction Set Principles (Appendix B)
- 1EE334 Spring 2008 Arithmetic for Computers
- EE334 Computer Architecture Homework Assignment 5
- 2. So the first ques/on I want to address today is why learn to present? What is it that sets presen/ng apart from some of the other communica/on methods we might
- Floating Point Numbers Review of Numbers
- EE415/416 Yellow Slip Students in EE415 and EE416 must demonstrate competence at 1) functioning on engineering teams and 2)
