- Post-CMOS Hybrid Spin-Charge Nanofabrics Prasad Shabadi and Csaba Andras Moritz
- Towards Logic Functions as the Device Abstract -This paper argues for alternate state variables and new
- Incorporating Heterogeneous Redundancy in a Nanoprocessor for Improved Yield and Performance
- Impact of Nanomanufacturing Flow on Systematic Yield Losses in Nanoscale Fabrics
- Abstract--As CMOS technology advances into the nanoscale, the continuous push for low power, high performance, and
- Impact of Process Variation on NASIC Nanoprocessors with 2-Way Redundancy
- 3-D Integration Requirements for Hybrid Nanoscale-CMOS Fabrics
- Parameter Variability in Nanoscale Fabrics: Bottom-Up Integrated Exploration
- 250 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 2, FEBRUARY 2011 Energy-Efficient Hardware Data Prefetching
- Figure 2. Physical structure of the spin wave nano-fabric showing mainly the ME cells and the spin wave bus.
- 22 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 8, NO. 1, JANUARY 2009 Heterogeneous Two-Level Logic and Its Density and
- Nanoscale Application Specific Integrated Circuits Pritish Narayanan, Jorge Kina, Pavan Panchapakeshan, Priyamvada Vijayakumar, Kyeong-Sik Shin,
- Biased Voting for Improved Yield in Nanoscale Fabrics Md Muwyid U. Khan, Pritish Narayanan, Priyamvada Vijayakumar,
- Hybrid Graphene Nanoribbon-CMOS Tunneling Volatile Memory Fabric
- Nanoscale Application Specific Integrated Circuits Csaba Andras Moritz, Pritish Narayanan, and Chi On Chui1
- Integrated Nanosystems with Junctionless Crossed Nanowire Transistors Pritish Narayanan, Pavan Panchapakeshan, Jorge Kina, Chi On Chui and Csaba Andras Moritz
- ASICs: Designing Nanofabrics with Fine-Grained CMOS Integration
- Nano Communication Networks 1 (2010) 7785 Contents lists available at ScienceDirect
