- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, NO. Y, MONTH 2004 1 An Architecture and Compiler for Scalable
- Area-Optimized Technology Mapping for Hybrid Srini Krishnamoorthy, Sriram Swaminathan, and Russell Tessier
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 11, NOVEMBER 2002 1 Testing and Diagnosis of Interconnect Faults in
- Fast Placement Approaches for FPGAs Russell Tessier
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, NO. Y, MONTH 2005 1 An EnergyAware Active Smart Card
- DYNAMICALLY PARAMETERIZED ALGORITHMS AND ARCHITECTURES TO EXPLOIT SIGNAL VARIATIONS
- December 4, 2003 DRAFT A Pod-Based Dual-Beam SAR
- Negotiated A* Routing for FPGAs \Lambda Russell Tessier
- Journal of VLSI Signal Processing 28, 727, 2001 c 2001 Kluwer Academic Publishers. Manufactured in The Netherlands.
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 623 Incremental Compilation for Parallel Logic
- Communication scheduling is a technique used by many parallel verification systems to pipeline data signals across shared physical
- INTEGRATION OF SYSTEMC WITH AN IKOS VIRTUALOGIC EMULATION SYSTEM
- IEEE TRANSACTIONS LARGE SCALE INTEGRATION (VLSI) SYSTEMS, MARCH Trading Off Transient Fault Tolerance and Power
- Incremental Compilation for Logic Emulation Russell Tessier
- Trading off Reliability and Power-Consumption in Ultra-Low Power Systems Atul Maheshwari, Wayne Burleson and Russell Tessier
- aSOC: A Scalable, SingleChip Communications Architecture Jian Liang, Sriram Swaminathan, and Russell Tessier
- IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 11, NOVEMBER 2002 1 Static Scheduling of Multidomain Circuits for Fast
- Programmable Cellular Logic: Past, Present, and Future
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2005 1 DesignSpecific Path Delay Testing in Lookup
- Incremental Compilation for Logic Emulation Russell Tessier
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF CIRCUITS AND SYSTEMS, 2006 1 Abstract--Contemporary FPGA design requires a spectrum of
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2005 1 Design-Specific Path Delay Testing in Lookup
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, NO. Y, MONTH 2004 1 An Architecture and Compiler for Scalable
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 3, MARCH 2004 299 Trading Off Transient Fault Tolerance and Power
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 5, MAY 2003 545 Technology Mapping Algorithms for Hybrid FPGAs
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 11, NOVEMBER 2002 1337 Short Papers_______________________________________________________________________________
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 11, NOVEMBER 2002 1253 Static Scheduling of Multidomain Circuits
- Power-Aware FPGA Logic Synthesis Using Binary Decision Diagrams
- An Adaptive Reed-Solomon Errors-and-Erasures Decoder Lilian Atieno, Jonathan Allen, Dennis Goeckel and Russell Tessier
- An Airborne Pod-mounted Dual Beam Interferometer Dragana Perkovic, Stephen J. Frasier, Russell Tessier
- A Dynamically-Reconfigurable, Power-Efficient Turbo Decoder Jian Liang, Russell Tessier and Dennis Goeckel
- A Dynamically Reconfigurable Adaptive Viterbi Decoder Sriram Swaminathan, Russell Tessier, Dennis Goeckel, and Wayne Burleson
- Adaptive System on a Chip (aSoC) for Low-Power Signal Processing Andrew Laffely, Jian Liang, Prashant Jain, Ning Weng, Wayne Burleson, Russell Tessier
- Short Range Wireless Connectivity for Next Generation Architectures Mandeep Singh, Santhosh Thampuran, Prashant Jain, Russell Tessier, Csaba Andras Moritz
- Balancing Logic Utilization and Area Efficiency Russell Tessier and Heather Giza
- Interconnect Testing in Cluster-Based FPGA Architectures Ian G. Harris
- Tolerating Operational Faults in Cluster-based FPGAs Vijay Lakamraju and Russell Tessier
- Negotiated A* Routing for FPGAs Russell Tessier
- First Observations with the UMass Dual-Beam William N. Junek, Arunachalam Ramanathan,
- Acquisition of Sensing Data on a Reconfigurable Platform Arunachalam Ramanathan, Russell Tessier, David McLaughlin,
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF CIRCUITS AND SYSTEMS, 2006 1 Abstract---Contemporary FPGA design requires a spectrum of
- FRONTIER: A FAST PLACEMENT SYSTEM FOR FPGAS Russell Tessier
- Diagnosis of Interconnect Faults in ClusterBased FPGA Architectures
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, NO. Y, MONTH 2005 1 An Energy-Aware Active Smart Card
- Journal of VLSI Signal Processing 28, 7--27, 2001 # 2001 Kluwer Academic Publishers. Manufactured in The Netherlands.
- Interconnect Testing in ClusterBased FPGA Architectures Ian G. Harris
- Dynamically Parameterized Algorithms and Architectures to Exploit Signal Variations
- While ASIC devices of a decade ago primarily contained synchro-nous circuitry triggered with a single clock, many contemporary
- aSOC: A Scalable, Single-Chip Communications Architecture Jian Liang, Sriram Swaminathan, and Russell Tessier
- A PodBased DualBeam SAR Gordon Farquharson, William N. Junek, Arun Ramanathan, Stephen Frasier,
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH 2002 1 Technology Mapping Algorithms for Hybrid
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 1 Incremental Compilation for Parallel Logic
- Programmable Cellular Logic: Past, Present, and Future
- Balancing Logic Utilization and Area Efficiency Russell Tessier and Heather Giza
- Area-Optimized Technology Mapping for Hybrid Srini Krishnamoorthy, Sriram Swaminathan, and Russell Tessier
- A Hybrid Adiabatic Content Addressable Memory for Ultra Low-Power Applications
- Fast Place and Route Approaches for FPGAs Russell G. Tessier
- Reconfigurable Data Acquisition System for Weather Radar Applications
- ADAPTIVE SYSTEM ON A CHIP (ASOC): A BACKBONE FOR POWER-AWARE SIGNAL PROCESSING CORES
- BDD-based Logic Synthesis for LUT-based FPGAs Navin Vemuri
- Adaptive Fault Recovery for Networked Reconfigurable Systems Weifeng Xu, Ramshankar Ramanarayanan, and Russell Tessier
- Power-aware RAM Mapping for FPGA Embedded Memory Blocks
- A Reconfigurable, Power-Efficient Adaptive Viterbi Russell Tessier, Sriram Swaminathan, Ramaswamy Ramaswamy,
- Over the past decade both the quantity and complexity of available on-chip memory resources have increased dramatically. In order to
- Dynamically Parameterized Algorithms and Architectures to Exploit Signal Variations
- Tolerating Operational Faults in Clusterbased FPGAs # Vijay Lakamraju and Russell Tessier
- Fast Placement Approaches for FPGAs Russell Tessier
- FRONTIER: A FAST PLACEMENT SYSTEM FOR FPGAS Russell Tessier
- The Integration of SystemC and Hardware-assisted Verification
- Floating Point Unit Generation and Evaluation for FPGAs Jian Liang and Russell Tessier
- A Reconfigurable, PowerEfficient Adaptive Viterbi Russell Tessier, Sriram Swaminathan, Ramaswamy Ramaswamy,
- BDDbased Logic Synthesis for LUTbased FPGAs Navin Vemuri
- PROGRAMMING MODEL FOR NETWORK PROCESSING ON AN FPGA
