- Non-Linear Trellis Codes for Optical Applications Miguel Griot, Andres I. Vila Casado, Wen-Yen Weng, Herwin Chan and Richard Wesel
- Holistic Security Design for the ThumbPod Embedded System
- CS VLSI CAD seminar 3/5/2001 VLSI CAD seminar March 5, 2001 Ingrid Verbauwhede
- Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors
- Iteration Bound Analysis and Throughput Optimum Architecture of SHA-256 (384,512) for
- High Speed Channel Coding Architectures for the Uncoordinated OR Channel
- FPGA Processor Domain-Specialization
- Copyright 2002 Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. AVALON, AVALON & Design, and AVNET AVENUE & Design are trademarks of Avnet, Inc. All other brands are the property of their respective owners.
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 7, JULY 2006 1197 A Digital Design Flow for Secure
- Methodology for Memory Analysis and Optimization in Embedded Systems This paper describes a methodology for memory
- Demonstration of Uncoordinated Multiple Access in Optical Communications
- Throughput Optimized SHA-1 Architecture Using Unfolding Transformation Yong Ki Lee1
- 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. Al
- ISSCC 2000, DSP Tutorial. Ingrid Verbauwhede, Chris Nicol DSP Architectures for Next-Generation
- Secure and Low-cost RFID Authentication Protocols Yong Ki Lee and Ingrid Verbauwhede
- VerilogTutorial Introduction
- A Secure Multithreaded Coprocessor Interface Herwin Chan, Patrick Schaumont and Ingrid Verbauwhede
- Henry Kuo, Ingrid Verbauwhede Annual Research Review 2000 1
- Integrated circuits and systems Laboratory Programmable Gigabit Ethernet
- Design Method for Constant Power Consumption of Differential Logic Circuits
- Iteration Bound Analysis and Throughput Optimum Architecture of SHA-256 (384,512) for
- Virtex-II Pro Platform User
- Security Considerations in the Design and Implementation of a new DES chip 1
- .K. Ko, D. Naccache, and C. Paar (Eds.): CHES 2001, LNCS 2162, pp. 5164, 2001. Springer-Verlag Berlin Heidelberg 2001
- Scalable Session Key Construction Protocol for Wireless Sensor Networks
- IEEE JOURNAL OF SOLID-STATE CIRCUITS,VOL. SC-20, NO 4, AUGUST 1985 837 Micropower High-Performance SC Building
- AUTOMATIC SECURE FINGERPRINT VERIFICATION SYSTEM BASED ON FUZZY VAULT SCHEME
- Synthesis of Secure FPGA Implementations and Ingrid Verbauwhede1,2
- Rajeev Madhavan AMBIT Design Systems, Inc.
- Security for distributed wireless sensor nodes
- A Compact Architecture for Montgomery Elliptic Curve Scalar Multiplication Processor
- Secure Logic Synthesis and Ingrid Verbauwhede1,2
- IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY 2005 1271 Advanced RF/Baseband Interconnect Schemes for
- Streaming Encryption for a Secure Wavelength and Time Domain Hopped Optical Network
- Design and Performance Testing of a 2.29 GB/s Rijndael Processor Project Summary
- 1146 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 6, JUNE 2006 3) On the average, the error of BELT compared to VG4 is 5.2%;
- A Hyperelliptic Curve Crypto Coprocessor for an 8051 Microcontroller
- Energy and Performance Analysis of Mapping Parallel Multi-threaded Tasks for An On-Chip Multi-Processor System
- A 3.84 Gbits/s AES Crypto Coprocessor with Modes of Operation in a 0.18-m CMOS Technology
- A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs and Ingrid Verbauwhede1,2
- IEEE Transactions on Consumer Electronics, Vol. 50, No. 4, NOVEMBER 2004 Contributed Paper
- Interfacing a High Speed Crypto Accelerator to an Embedded CPU
- Secure Fuzzy Vault Based Fingerprint Verification System
- A Low Power Capacitive Coupled Bus Interface Based on Pulsed Signaling Jongsun Kim, Jung-Hwan Choi*, Chang-Hyun Kim*, M. Frank Chang, and Ingrid Verbauwhede
- Reducing Radio Energy Consumption of Key Management Protocols for Wireless Sensor Networks
- PLACE AND ROUTE FOR SECURE STANDARD CELL DESIGN
- Energy-Memory-Security Tradeoffs in Distributed Sensor Networks
- A REALTIME, MEMORY EFFICIENT FINGERPRINT VERIFICATION SYSTEM Shenglin Yang and Ingrid Verbauwhede
- A Secure Fingerprint Matching Technique Shenglin Yang
- This paper describes our vision on the architectures required to build next generation systems. Next generation systems will not be
- Virtex-IITM V2MB1000 Development Board
- VOLTAGE INPUT JACK REGULATION LED I = P/V = 3/(5-3.3) = 3/1.7 = 1765mA
- Virtex-II ProTM Platform FPGA
- Transceiver UG024 (v2.1) June 12, 2003
- The Energy Cost of Secrets in Ad-hoc Networks (Short Paper) Alireza Hodjat
- A 2.29 Gbits/sec, 56 mW Non-Pipelined Rijndael AES Encryption IC in a 1.8V, 0.18 m CMOS Technology
- ECCTD'01 -European Conference on Circuit Theory and Design, August 28-31, 2001, Espoo, Finland Programmable Gigabit Ethernet Packet Processor Design
- Chapter 11: Wireless digital signal processors Authors: Ingrid Verbauwhede and Mihran Touriguian
- Journal of VLSI Signal Processing 18, 177186 (1998) c 1998 Kluwer Academic Publishers. Manufactured in The Netherlands.
- 805IEEE JOUIRNALOF SOLID-STATE CIRCUITS, VOL SC-20, NO 3, JUNE 1985 Special Correspondence
- High Speed Channel Coding Architectures for the Uncoordinated OR Channel
- A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA Alireza Hodjat and Ingrid Verbauwhede
- C.K. Yang M216A courtesy of M. Horowitz and T. Chanak Design of VLSI Circuits and Systems
- Demonstration of Uncoordinated Multiple Access in Optical Communications
- Copyright 2002 Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. AVNET AVENUE and AVNET AVENUE & Design are trademarks of Avnet, Inc. All other trademarks are property of their respective owners.
- Simulation Models for Side-Channel Information Leaks tiri@ee.ucla.edu
- A Compact and Efficient Fingerprint Verification System for Secure Embedded Devices
- Most hardware description languages do not enforce determinacy, meaning that they may yield races. Race con-
- Charge Recycling Sense Amplifier Based Logic: Securing Low Power Security IC's against DPA
- Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology
- An interactive codesign environment for domain-specific coprocessors
- A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation
- High-speed Internet Protocol secu-rity (IPsec) applications require high through-
- Trellis Codes with Low Ones Density for the OR Multiple Access Channel
- Benchmarking DSP Architectures for Low Power
- We describe race-free properties of a hardware descrip-tion language called GEZEL. The language describes net-
- Interleaver-Division Multiple Access on the OR Channel
- Streaming Encryption for a Secure Wavelength and Time Domain Hopped Optical Network
- SECURE IRIS VERIFICATION Shenglin Yang1
- IEEE JOUIRNAL OF SOLID-STATE CIRCUITS, VOL. 23, NO. 3, JUNE 1988 647 Security and Performance Optimization
- Minimum Area Cost for a 30 to 70 Gbits/s AES Processor Alireza Hodjat and Ingrid Verbauwhede
- A Scalable and High Performance Elliptic Curve Processor with Resistance to Timing Attacks
- ISLPED 2000, Tutorial. Ingrid Verbauwhede, Dave Garrett Low-Power DSP's for Wireless
- Memory Estimation for High Level Synthesis. Ingrid M. Verbauwhede1, Chris J. Scheers2, Jan M. Rabaey1,
- Hindawi Publishing Corporation EURASIP Journal on Applied Signal Processing
- Interleaver-Division Multiple Access on the OR Multiple Access Channel
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1331 A 5.6-mW 1-Gb/s/pair Pulsed Signaling Transceiver
