- Sequential Circuits for Relational Analysis Fadi Zaraket
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 19, NO. 10, OCTOBER 2000 1149 Sequential Synthesis Using S1S
- Exploiting Powerup Delay for Sequential Optimization Vigyan Singhal \Lambda Carl Pixley y Adnan Aziz z Robert K. Brayton z
- BDD Based Procedures for a Theory of Equality with Uninterpreted Functions
- perform full reachability in Table 2. The time taken to perform model checking for all the cases are listed in
- Simultaneous PTL Buffer Insertion and Sizing for Minimizing Elmore Delay
- OC-3072 Packet Classification Using BDDs and Pipelined SRAMs Amit Prakash Adnan Aziz
- IEEE TRANSACTION ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 19, NO. 7, JULY 2000 819 though the proposed method is sound, it is not a complete method, i.e.,
- SIVA: A System for Coverage-Directed State Space Search We introduce SImulation Verification with Augmentation (SIVA), a tool for coverage-directed state space
- Introduction Finite Automata
- EE 382M.7 --VLSI-1 (16860) Fall 2006 Adnan Aziz ACE 6.120
- The University of Texas at Austin Interconnection Networks Matching 1 of 12
- Verifying Continuous Time Markov Chains Adnan Aziz Kumud Sanwal Vigyan Singhal Robert Brayton
- Andrew Edward Hocker The Report Committee for Andrew Edward Hocker
- Scheduling Traffic Matrices On General Switch Fabrics Xiang Wu Amit Prakash Marghoob Mohiyuddin Adnan Aziz
- EE 382M.7 --VLSI-1 (17235) Fall 2007 Adnan Aziz ACE 6.120
- VLSI Projects Electrical and Computer Engineering
- Notes on Technical Writing The University of Texas at Austin
- VLSI Projects adnan@ece.utexas.edu
- Mathematical Theory Claude Shannon
- Performance Driven Synthesis for PassTransistor Logic \Lambda TaiHung Liu Adnan Aziz Jeffrey L. Burns
- Model Checking the IBM Gigahertz Processor: An Abstraction Algorithm for HighPerformance
- Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations \Lambda
- Model Checking Continuous Time Markov Chains The University of Texas at Austin
- On the Construction of Zero-Deficiency Parallel Prefix Circuits with Minimum Depth
- Implicit State Enumeration for FSMs with Datapaths
- AreaOriented Synthesis for PassTransistor Logic \Lambda Rajat Chaudhry TaiHung Liu Adnan Aziz
- EE 360R --Computer-aided IC Design Fall 2007 Adnan Aziz adnan@ece.utexas.edu
- An O(log2N) parallel algorithm for output queuing Amit Prakash Sadia Sharif Adnan Aziz
- Sequential Optimisation without State Space Exploration A Mehrotra \Lambda S Qadeer \Lambda V Singhal + A Aziz # R K Brayton \Lambda A L SangiovanniVincentelli \Lambda
- Hybrid Verification Using Saturated Simulation \Lambda Adnan Aziz Jim Kukula Tom Shiple
- Logic Optimization of Designs Containing Black Boxes We define a notion of equivalence for designs containing black boxes. Using this notion, we
- Buffer Minimization in Pass Transistor Logic Hai Zhou and Adnan Aziz
- The University of Texas References
- LATEX 2 Cheat Sheet Document classes
- PROJECT REPORT 32K-BIT SLEEPY SRAM
- Engineering. Interconnection
- Meeting Delay Constraints in DSM by Minimal Repeater Insertion IMin Liu Adnan Aziz
- Courtesy RK Brayton (UCB) and A Kuehlmann
- Hybrid Techniques for Fast Functional Simulation Yufeng Luo Tjahjadi Wongsonegoro Adnan Aziz
- EE382m --Logic Synthesis October 17, 2001
- Modeling Design Constraints and Biasing in Simulation Using BDDs Jun Yuan Kurt Shultz Carl Pixley
- The University of Texas at Austin Interconnection Networks Scheduling 1 of 22
- Salim K. Amirdache The Report Committee for Salim K. Amirdache
- Enhancing Simulation with BDDs and ATPG Malay K. Ganai Adnan Aziz
- Automatic Lighthouse Generation for Directed State Space Search Praveen Yalagandula
- A Problem Solving Approach Amit Prakash
- Introduction to the Cell
- Array routing The University of Texas
- On Combining Formal and Informal Verification Jun Yuan ? Jian Shen ?? Jacob Abraham ?? Adnan Aziz ??
- GDB QUICK REFERENCE GDB Version 4 Essential Commands
- EE382m: Term Projects Electrical and Computer Engineering
- Survival of VLSI design coping with device variability and uncertainty
- Egress Processing Classification
- Efficient Coverage Directed State Space Search \Lambda
- User Manual Malay K. Ganai
- Table of Contents Problem Solving Techniques 5
- John Francis Croix The Dissertation Committee for John Francis Croix
- Engineering Verification
- Aman Singhal The Report Committee for Aman Singhal
- Marcos Suguru Kajita The Report Committee for Marcos Suguru Kajita Certifies that this is the approved
- C Reference Card (ANSI) Program Structure/Functions
- Implementation of an On-chip Interconnect Using the i-SLIP Scheduling Algorithm
- Butterfly routing The University of Texas
- COURSE SUMMARY Verification of Digital Systems
- An Iterative Method for Reached State Approximation Cliff Cordeiro
- Heuristic Symmetry Reduction for Invariant Verification William Hung Adnan Aziz Ken McMillan
- Verifying Interacting Finite State Machines : Complexity Issues
- Synthesizing Interconnect-Efficient Low Density Parity Check Codes
- GNU Emacs Reference Card (for version 20)
- Optimizing Designs Containing Black Boxes Tai-Hung Liu