- Experiments with the Peripheral Virtual Component Interface Roman L. Lysecky, Frank Vahid*, Tony D. Givargis
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 Abstract--In this work, we provide a technique for efficiently
- A One-Shot Configurable-Cache Tuner for Improved Energy and Performance We introduce a new non-intrusive on-chip cache-tuning hardware
- Techniques for Reducing Read Latency of Core Bus Wrappers Roman L. Lysecky, Frank Vahid, Tony D. Givargis
- C is for Circuits: Capturing FPGA Circuits as Sequential Code for Portability
- Pre-fetching for Improved Core Interfacing Roman Lysecky, Frank Vahid, Tony Givargis, Rilesh Patel
- New Decompilation Techniques for Binary-level Co-processor Generation
- Fast Configurable-Cache Tuning with a Unified Second-Level Cache
- A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation
- A Fast On-Chip Profiler Memory Roman Lysecky, Susan Cotterell, Frank Vahid*
- System Synthesis for Networks of Programmable Blocks Ryan Mannion, Harry Hsieh, Susan Cotterell, Frank Vahid*
- A First Look at the Interplay of Code Reordering and Configurable Caches
- Two-Level Microprocessor-Accelerator Partitioning The integration of microprocessors and field-programmable gate
- Power Estimator Development for Embedded System Memory Tuning
- Propagating Constants Past Software to Hardware Peripherals in Fixed-Application Embedded Systems
- A hybrid approach for core-based system-level power modeling Tony D. Givargis, Frank Vahid Jorg Henkel
- A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning
- Propagating Constants Past Software to Hardware Peripherals in Fixed-Application Embedded Systems
- Functional Partitioning Improvements Over Structural Partitioning for Packaging
- Binary Synthesis GREG STITT and FRANK VAHID
- Energy Savings and Speedups from Partitioning Critical Software Loops to
- Design Automation for Embedded Systems, 2, 237261 (1997) c 1997 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
- System-level Exploration for Pareto-optimal Configurations in Parameterized Systems-on-a-chip
- Instruction-based System-level Power Evaluation of System-on-a-chip Peripheral Cores
- 106 Computer E M B E D D E D C O M P U T I N G
- Dynamic Coprocessor Management for FPGA-Enhanced Compute Platforms
- Highly configurable platforms for embedded computing systems Frank Vahida,*, Roman Lyseckya
- APPLICATION-SPECIFIC CODESIGN PLATFORM GENERATION FOR DIGITAL MOCKUPS IN CYBER-PHYSICAL SYSTEMS
- eBlocks An Enabling Technology for Basic Sensor Based Systems
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 11, NOVEMBER 2002 1317 Platune: A Tuning Framework for
- Using a Victim Buffer in an Application-Specific Memory Hierarchy Chuanjun Zhang
- Tiny Instruction Caches For Low Power Embedded Systems
- INTEGRATED COUPLING AND CLOCK FREQUENCY ASSIGNMENT OF
- A Way-Halting Cache for Low-Energy High-Performance Systems
- Just-in-Time Compilation for FPGA Processor Cores Andrew Becker, Scott Sirowy, Frank Vahid
- Using On-Chip Configurable Logic to Reduce Embedded System Software Energy Greg Stitt1
- Conjoining Soft-Core FPGA Processors David Sheldon*, Rakesh Kumar
- Hardware/Software Partitioning of Software Binaries Greg Stitt and Frank Vahid*
- Codesign-Extended Applications Brian Grattan1
- Automated Application-Specific Tuning of Parameterized Sensor-Based Embedded System Building
- Applications and Experiments with eBlocks Electronic Blocks for Basic Sensor-Based Systems
- Interface and Cache Power Exploration for CoreBased Embedded System Tony D. Givargis Jorg Henkel Frank Vahid
- Highly-Cited Ideas in System Codesign and Synthesis Frank Vahid
- The Case for a Configure-and-Execute Paradigm Frank Vahid and Tony Givargis
- ONE RECENT TREND in commercial plat-forms is the integration of on-chip, configurable
- Frequent Loop Detection Using Efficient Non-Intrusive On-Chip Hardware
- Low Static-Power Frequent-Value Data Caches Chuanjun Zhang*, Jun Yang and Frank Vahid
- Warp Processing: Dynamic Translation of
- Application-Specific Customization of Parameterized FPGA Soft-Core Processors
- Tuning of Loop Cache Architectures to Programs in Embedded System Design
- Abstract--Medical device software is sometimes initially developed by using a PC simulation environment that executes
- Don't Forget Memories A Case Study Redesigning a Pattern Counting ASIC Circuit for FPGAs
- Thread Warping: A Framework for Dynamic Synthesis of Thread Accelerators
- Soft-core Processor Customization using the Design of Experiments David Sheldon, Frank Vahid*, Stefano Lonardi
- Clock-Frequency Assignment for Multiple Clock Domain Systems-on-a-Chip Modern systems-on-a-chip platforms support multiple clock
- A Code Refinement Methodology for Performance-Improved Synthesis from C
- Automated Generation of Basic Custom Sensor-Based Embedded Computing Systems Guided by End-User
- Warp Processors ROMAN LYSECKY
- Hardware/Software Partitioning of Software Binaries: A Case Study of H.264 Decode
- Frequent Loop Detection Using Efficient Nonintrusive On-Chip Hardware
- Usability of State Based Boolean eBlocks Susan Cotterell and Frank Vahid*
- A Logic Block Enabling Logic Configuration by Non-Experts in Sensor Networks
- Dynamic FPGA Routing for Just-in-Time FPGA Compilation
- A Self-Tuning Cache Architecture for Embedded Systems
- A Quantitative Analysis of the Speedup Factors of FPGAs over Processors
- Automatic Tuning of Two-Level Caches to Embedded Applications The power consumed by the memory hierarchy of a
- A Self-Tuning Cache Architecture for Embedded Systems Chuanjun Zhang
- A Codesigned On-Chip Logic Minimizer Roman Lysecky, Frank Vahid*
- Profiling Tools for Hardware/Software Partitioning of Embedded Applications
- A Highly Configurable Cache Architecture for Embedded Chuanjun Zhang
- Dynamic Hardware/Software Partitioning: A First Approach Greg Stitt, Roman Lysecky, Frank Vahid*
- On-Chip Logic Minimization Roman Lysecky, Frank Vahid*
- The Last Byte 96 0740-7475/03/$17.00 2003 IEEE Published by the IEEE Computer Society IEEE Design & Test of Computers
- 856 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 6, DECEMBER 2002 Instruction-Based System-Level Power Evaluation of
- Partitioning Sequential Programs for CAD Using a Three-Step Approach
- Improving Software Performance with Configurable Logic Jason Villarreal, Dinesh Suresh, Greg Stitt, Frank Vahid, Walid Najjar
- Dynamic Loop Caching Meets Preloaded Loop Caching A Hybrid Approach Ann Gordon-Ross and Frank Vahid*
- A Power-Configurable Bus for Embedded Systems Chuanjun Zhang
- CM042A-03 ACM-TRANSACTION January 18, 2002 10:37 Prefetching for Improved Bus Wrapper
- 500 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 9, NO. 4, AUGUST 2001 Evaluating Power Consumption of Parameterized
- A Self-Optimizing Embedded Microprocessor using a Loop Table for Low Power
- 112 Computer Chip capacity continues to dou-
- Trace-driven System-level Power Evaluation of System-on-a-chip Peripheral Cores
- A First-step Towards an Architecture Tuning Methodology for Low Power
- Parameterized System Design Continued growth in chip capacity has led to new
- Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design We present a technique for fast estimation of the power
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 18, NO. 1, JANUARY 1999 69 Short Papers
- 84 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 6, NO. 1, MARCH 1998 SpecSyn: An Environment Supporting
- A Transformat ion for Integrating VHDL Behavioral Specificat io:n with Synthesis and Software Generation
- A Way-Halting Cache for Low-Energy High-Performance Systems Chuanjun Zhang*, Frank Vahid**, Jun Yang, and Walid Najjar
- TUNING CACHES TO APPLICATIONS FOR LOW-ENERGY EMBEDDED SYSTEMS
- A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms
- A Way-Halting Cache for Low-Energy High-Performance Chuanjun Zhang*, Frank Vahid**
- Synthesis of Customized Loop Caches for Core-Based Embedded Systems
- Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example
- A Table-based Method for Single-Pass Cache Optimization Pablo Viana
- Cache Configuration Exploration on Prototyping Platforms Chuanjun Zhang
- DATE99.doc Last printed 12/20/98 6:53 AM Page 1 of 7 FSMD Functional Partitioning for Low Power
- A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software
- Techniques for Synthesizing Binaries to an Advanced Register/Memory Structure
- Dynamic Coprocessor Management for FPGA-Enhanced Compute Platforms
- Procedure Cloning: A Transformation for Improved System-Level Functional
- A Self-Tuning Configurable Cache The memory hierarchy of a system can consume up to 50% of
- !#"$!%&(')102"3!54$'765698A@ABDCEF0GBD'7@ BH@IPRQS%74 TU@WVXBD!'7@A6Y`@a0
- A Highly Configurable Cache for Low Energy Embedded Systems
- Timing is Everything Embedded Systems Demand Early Teaching of Structured Time-Oriented Programming
