- Hardware Spatial Forwarding for Widely Shared Data Marius Pirvu
- Comparing the Memory System Performance of the HP VClass and SGI Origin 2000 Multiprocessors using Microbenchmarks and Scientific Applications \Lambda
- 978-1-4244-1694-3/08/$25.00 2008 IEEE PROD: Relayed File Retrieving in Overlay
- Impact of CCNUMA Memory Management Policies on the Application
- EaseCAM: An Energy and Storage Efficient TCAM-Based Router Architecture for IP Lookup
- DESIGN AND ARCHITECTURE OF COMPUTER SYSTEMS CS161 SYLLABUS
- The P2P war: Someone is monitoring your activities!
- CS213 Parallel and Distributed Processing Project Report
- Architectural Analysis and InstructionSet Optimization for Design of Network Protocol Processors #
- Evaluating Performance of the SGI Altix 4700 via Scientific Benchmark and Micro-Benchmarks
- The Impact of Link Arbitration on Switch Performance \Lambda Marius Pirvu, Laxmi Bhuyan and Nan Ni
- Benchmarking Web Server Architectures: A Simulation Study on Micro Performance
- Exploring the Switch Design Space in a CCNUMA Multiprocessor Environment
- Computing Real Time Jobs in P2P Networks Jingnan Yao, Jian Zhou, Laxmi Bhuyan
- Advanced Acceleration Solutions for Next Generation Datacenter Servers
- Performance Results of MPI over Various Network Parameters
- A ClusterBased Active Router Architecture Supporting Video/Audio Stream Transcoding Service
- Fall 2001, CS 161 TEST 2 Time: 50 minutes Points: 30
- Acquisition of an Ultra Low-Latency Multiprocessor System with On-Board Hardware Accelerators
- Adaptive Max-min Fair Scheduling in Buffered Crossbar Switches Without Speedup
- An Efficient Scheduling Algorithm for Combined Input-Crosspoint-Queued (CICQ) Switches
- Program Mapping onto Network Processors by Recursive Bipartitioning and Refining
- Network processors recently emerged as a successful platform providing
- TCP/IP Cache Characterization in Commercial Server Workloads Li Zhao, Ramesh Illikkal, Srihari Makineni
- Hardware Support for Accelerating Data Movement in Server Platform
- Performance Characterization of a 10-Gigabit Ethernet TOE L. N. Bhuyan
- Switch MSHR: A Technique to Reduce Remote Read Memory Access Time
- Design and analysis of static memory management policies for CC-NUMA multiprocessors q
- Design and Evaluation of a Switch Cache Architecture for CC-NUMA Multiprocessors
- QoS-Aware Object Replica Placement in CDN Suffolk University
- Effective Load Balancing in P2P Systems Suffolk University
- Clustered K-Center: Effective Replica Placement in Peer-to-Peer Systems
- Cyber-Fraud is One Typo Away Anirban Banerjee, Dhiman Barman, Michalis Faloutsos and Laxmi N. Bhuyan
- An Effective Pointer Replication Algorithm in P2P Networks
- Budget-Based Self-Optimized Incentive Search in Unstructured P2P Networks*
- CS 213 Parallel and Distributed Processing Test 1, 30 points
- IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. XX, NO. Y, MONTH 2003 1 Shared Memory Multiprocessor Architectures
- Fair Scheduling for Input Buffered Switches Nan Ni Laxmi N. Bhuyan
- CS 162: Advanced Computer Architecture: 4 units (http://www.cs.ucr.edu/~bhuyan/cs162/index.html)
- J. Parallel Distrib. Comput. 65 (2005) 12901298 www.elsevier.com/locate/jpdc
- An Efficient Packet Scheduling Algorithm in Network Processors
- Fair Scheduling in Internet Routers Nan Ni, Member, IEEE, and Laxmi Narayan Bhuyan, Fellow, IEEE
- The Journal of Supercomputing, 35, 301320, 2006 C 2006 Springer Science + Business Media, Inc. Manufactured in The Netherlands.
- With the explosive growth in Inter-net traffic, requests have been overloading
- Load Balancing in a Cluster-Based Web Server for Multimedia Applications
- Low Power Network Processor Design Using Clock Gating Yan Luo Jia Yu Jun Yang Laxmi Bhuyan
- This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research
- PARALLEL PROCESSING ARCHITECTURES CS213 SYLLABUS
- CS213 Project Report Simulation of Multiprocessor IP Router Using Augmint
- Architectural Analysis of Cryptographic Applications for Network Processors Haiyong Xie, Li Zhou, and Laxmi Bhuyan
- Scheduling Real-time Multimedia Tasks in Network Processors
- , Ravi Iyer , Srihari Makineni
- An Efficient Tree Cache Coherence Protocol for Distributed Shared Memory Multiprocessors
- 584 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 21, NO. 4, MAY 2003 Deficit Round-Robin Scheduling for
- Profiling Podcast-Based Content Distribution Anirban Banerjee, Michalis Faloutsos and Laxmi N. Bhuyan
- SUBMITTED TO INFOCOM 2002 1 Fair Scheduling and Buffer Management in Internet Routers
- Intel Corporation Intel IXP2400 Network Processor -
- CS 213 Parallel and Distributed Processing Test 2, 30 points
- Utilizing Formal Assertions for System Design of Network Processors Xi Chen, Yan Luo, Harry Hsieh, Laxmi Bhuyan
- Scalable and Decentralized Content-Aware Dispatching in Web Clusters
- Efficient Server Cooperation Mechanism in Content Delivery Network
- A Balanced Consistency Maintenance Protocol for Structured P2P Systems
- Loop Level Analysis of Security and Network Applications
- Comparing the Memory System Performance of DSS Workloads on the HP V-Class and SGI Origin 2000
- Parallel Hardware/Software Implementation of the N-body Problem on a Supercomputer
