- Frequency Domain Analysis of Switching Noise on Power Supply Network*
- 2062 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 10, OCTOBER 2006 Two Algorithms for Fast and Accurate
- UST/DME: A Clock Tree Router For General Constraints*
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 11, NOVEMBER 2003 1521 On-Chip Interconnect Modeling by Wire Duplication
- Statistical Based Link Insertion for Robust Clock Network Design W.-C. D. Lam, J. Jain, C.-K. Koh, V. Balakrishnan
- Routability-Driven Repeater Block Planning for Interconnect-Centric Floorplanning
- A Metric for Analyzing Effective On-ChipInductive Coupling * Guoan Zhong, Cheng-Kok Koh, and Kaushik Roy
- Flip-Flop and Repeater Insertion for Early Interconnect Planning Ruibing Lu, Guoan Zhong, Cheng-Kok Koh
- Non-Crossing OBDDs for Mapping to Regular Circuit Structures Aiqun Cao and Cheng-Kok Koh
- 0-89791-993-9/97 $10.00 1997 IEEE Interconnect Layout Optimization Under Higher-Order RLC Model
- VOSCH: Voltage Scaled Cache Hierarchies Weng-Fai Wong
- Adaptive Admittance-based Conductor Meshing for Interconnect Analysis Ya-Chi Yang, Cheng-Kok Koh, Venkataramanan Balakrishnan
- 0-89791-993-9/97 $10.00 1997 IEEE GLOBAL INTERCONNECT SIZING AND SPACING
- UST/DME: A Clock Tree Router For General Skew Constraints
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 12, DECEMBER 2001 1455 Short Papers_______________________________________________________________________________
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, NO. X, MARCH 2009 1 Abstract --we proposed a new adder design, called Variable-
- A Twisted-Bundle Layout Structure for Minimizing Inductive Coupling Noise*
- Optimal Post-Routing Redundant Via Insertion Kuang-Yao Lee
- A Fast Band-matching Technique for Interconnect Inductance Modeling
- Bounded-Skew Clock and Steiner Routing Under Elmore Delay Jason Cong, Andrew B. Kahng, Cheng-Kok Koh and C.-W. Albert Tsao
- ~,,%2)i,.~#~$1,,4.,~,.. ;,, ,? , ELSEVIER INTEGRATION, the VLSI Journal 21 (1996) 1 94
- PostLayout Wire Optimization for Performance and Reliability \Lambda
- Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies
- Short-circuit Power Analysis of an Inverter Driving an RLC Load Riri Wmg,KairshikRoy, and Cheng-KokKoh
- 638 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 4, APRIL 2001 Stochastic Interconnect Modeling, Power Trends, and
- LOW-POWER SYSTEMS-ON-CHIP Exploring SOI device structures and interconnect
- 858 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 5, MAY 2007 Routability-Driven Placement and
- Guiding Global Placement with Wire Density Kalliopi Tsota, Cheng-Kok Koh and Venkataramanan Balakrishnan
- Process Variation Robust Clock Tree Routing Wai-Ching Douglas Lam, Cheng-Kok Koh
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 1, JANUARY 2002 81 Decoupling Capacitance Allocation and Its
- Decoupling Capacitance Allocation for Power Supply Noise Suppression
- An Adaptive Window-Based Susceptance Extraction and its Efficient Implementation
- Cascaded Carry-Select Adder (C2 SA): A New Structure
- Power Minimization by Simultaneous Dual-Kh Assignment and Gate-sizing Liqiong Wei, Kaushik Roy and Cheng-Kok Koh
- Efficient Approximate Balanced Truncation of General Large-Scale RLC Systems via Krylov Methods
- Exploring SO1 Device Structures and Interconnect Architectures for 3-Dimensional Integration*
- Interconnect Planning with Local Area Constrained Retiming Ruibing Lu and Cheng-Kok Koh
- High-Performance Low-Power Carry Select Adder using Dual Transition Skewed Logic1
- 458 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: EXPRESS BRIEFS, VOL. 53, NO. 6, JUNE 2006 Exact and Numerically Stable Closed-Form
- Power Supply Noise Suppression via Clock Skew Scheduling Wai-Ching Douglas Lam, Cheng-Kok Koh
- A Fast Band Matching Technique for Impedance Jitesh Jain Hong Li Cheng-Kok Koh and Venkataramanan Balakrishnan
- 408 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 2. NO. 4, DECEMBER 1994 Simultaneous Driver and Wire Sizing for
- 660 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 5, MAY 2001 Routability-Driven Repeater Block Planning for
- 1164 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 9, SEPTEMBER 2001 [18] B. Rohfleisch, B. Wurth, and K. Antreich, "Logic clause analysis for
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 1, JANUARY 2005 75 Current Demand Balancing: A Technique for
- Synthesis of Skewed Logic Circuits Synopsys, Inc.
- 748 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 5, MAY 2005 Mixed Block Placement via Fractional
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 1, JANUARY 2007 69 SAMBA-Bus: A High Performance Bus Architecture
- A scalable distributed method for quantum-scale device simulation Stephen Cauley,a
- 2.0 4.0 6.0 8.0 10.0 (a) IC Technology
- Simultaneous Driver and Wire Sizing for Performance and Power Optimization*
- Minimum-Cost Bounided-Skew Clock Routing* Jason Cong and Cheng-Kok Koh
- 0-89791-993-9/97 $10.00 1997 IEEE Interconnect Design for Deep Submicron ICs
- Skewed CMOS: Noise-ImmuneHigh-PerformanceLow-Power Static Circuit Family'
- Estimation of Inductive and Resistive Switching Noise on Power Supply Network in Deep Sub-micron CMOS Circuits *
- Stochastic Wire-Length and Delay Distributions of 3-DimensionalCircuits* RongtianZhang, Kaushik Roy, Cheng-Ko,k Koh, and DavidB. Janes
- Repeater Block Planning under Simultaneous Delay and Transition Time Constraints.
- Power Trends and PerformanceCharacterizationof 3-DimensionalIntegration Rongtian Zhang, Kaushik Roy, Cheng-Kok Koh, and David B. Janes
- Selectively Clocked Skewed Logic (SCSL): A Robust Low-Power Logic Style for High-PerformanceApplications
- Model Reduction in the Time-Domain using Laguerre Polynomials and Krylov Y. Chen, V. Balakrishnan, C-K. Koh and K. Roy
- Clock Scheduling for Power Supply Noise Suppression using Genetic Algorithm with Selective Gene Therapy
- Non-Crossing Ordered BDD for Physical Synthesis of Regular Circuit Structure
- Recursive Bisection Based Mixed Block Placement Ateen Khatkhate1 Chen Li2 Ameya R. Agnihotri1 Mehmet C. Yildiz3 Satoshi Ono1
- Passivity-Preserving Model Reduction Via A Computationally Efficient Project-And-BalanceScheme*
- Post-Layout Logic Optimization of Domino Circuits Aiqun Cao and Cheng-Kok Koh
- Post-Layout Logic Duplication for Synthesis of Domino Circuits with Complex Gates
- Floorplan Management: Incremental Placement for Gate Sizing and Buffer Insertion
- Compact and Stable Modeling of Partial Inductance and Reluctance Matrices
- *This research is partially supported by SRC Contract 1078.001 & 1122.001 Gated Decap: Gate Leakage Control of On-chip Decoupling Capacitors in Scaled Technologies
- SAVS: A Self-Adaptive Variable Supply-Voltage Technique for Process-Tolerant and Power-Efficient Multi-issue Superscalar Processor Design
- Clock Generation and Distribution Using Traveling-Wave Oscillators with Reflection and
- Stable and Compact Inductance Modeling of 3-D Interconnect Structures
- Statistical Timing Analysis Considering Spatial Correlations Hong Li, Cheng-Kok Koh, Venkataramanan Balakrishnan and *Yiran Chen
- Recursive Function Smoothing of Half-Perimeter Wirelength for Analytical Placement
- Variable-latency Adder (VL-Adder): New Arithmetic Circuit Design Practice to Overcome NBTI
- A Direct Integral-Equation Solver of Linear Complexity for Large-Scale 3D Capacitance and Impedance Extraction
- SAMBA-BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Ruibing Lu and Cheng-Kok Koh
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 50, NO. 10, OCTOBER 2003 1349 Fig. 4. Efficiency, peak switch voltage, and output power versus V .
- A Linear-Time Eigenvalue Solver for Finite-Element-Based Analysis of Large-Scale Wave Propagation Problems in On-Chip Interconnect
- 1024 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: EXPRESS BRIEFS, VOL. 54, NO. 11, NOVEMBER 2007 Comments and Corrections
- A Frequency-domain Technique for Statistical Timing Analysis of Clock Meshes
- Efficient Analysis of Large-Scale Power Grids based on a Compact Cholesky Factorization
- Simultaneous Buffer and Wire Sizing for Performance and Power Optimization Jason Cong, Cheng-Kok Koh Kwok-Shing Leung
- . 0,0 ' 2 "$%
- A Factorization-Based Framework for Passivity-Preserving Model Reduction of RLC Systems
- 3D Module Placement for Congestion and Power Noise Reduction
- On-chip Interconnect Modeling by Wire Duplication Guoan Zhong, Cheng-Kok Koh, and Kaushik Roy
- Exact Closed Form Formula for Partial Mutual Inductances of On-Chip Interconnects
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1
- Improving the Scalability of SAMBA Bus Architecture Ruibing Lu, Aiqun Cao Cheng-Kok Koh
- Integer Linear Programming-Based Synthesisof SkewedLogic Circuits*
- Decomposition of BDDs with Application to Physical Mapping of Regular PTL Circuits
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 12, DECEMBER 2008 2197 Fast and Optimal Redundant Via Insertion
- Postlayout Optimization for Synthesis of Domino Circuits
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 3, MARCH 2006 469 Performance Analysis of
- PERFORMANCE OPTIMIZATION OF LATENCY INSENSITIVE SYSTEMS THROUGH BUFFER QUEUE SIZING OF COMMUNICATION CHANNELS
- A High Performance Bus Communication Architecture through Bus Splitting Ruibing Lu and Cheng-Kok Koh
- Tolerating Process Variations in Large, Set-Associative Caches: The Buddy Cache
- Proceedingsof the AmericanControl Conference Arlington, VA June 25-27,2001
- Power Trends and PerformanceCharacterizationof 3-Dimensional Integration for Future Technology Generations
- Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement
