- Implementation Issues for High-Bandwidth Field-Programmable Analog Arrays Vincent C. Gaudet and P. Glenn Gulak
- FA9.2: Throttled-Buffer ATM Switch Output Control Circuitry with CAM-Based MulticastSupport
- IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 6, NO. 3, APRIL 1988 521 Locally Connected VLSI Architectures for the
- A Unified Discrete Gate Sizing/Cell Library Optimization Method for Design and Analysis of Delay Minimized CMOS and BiCMOS Circuits
- A Logic-EnhancedMemoryfor Digital Data Recovery Circuits KennethJ. Schultz andF? GlennGulak
- 1661IEEETRANSACTIONS ON COMMUNICATIONS,VOL. 42,NO.U314,FEBRUARYMARCWAPRIL 1994 Reduced Complexity Symbol Detectors
- The antenna relies on a ground plane connection to one side of the loop, without which a figure-of-eight pattern would
- Abstract--An iterative algorithm is proposed in this paper to estimate the singular value decomposition (SVD) of multiple-
- INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS Int. J. Commun. Syst. 2003; 16:381400 (DOI: 10.1002/dac.596)
- Electronics Letters Online No: 19981126 A.R. Brenner (Department of Electrical Engineering and Computer
- IEEEIACM TRANSACTIONS ON NETWORKING, VOL. 4, NO. 5, OCTOBER 1996 731 Multicast Contention Resolution with Single-Cycle
- Table 1 SUMMARY OF OPTICAL PERFORMANCE performance 1 2 3 4
- PAPE, D. R., and HORNBECK, L. 1.: `Characteristicsof the delormable mirror device lor optical information processing', Opt. Eng., 1983,
- IEEE TRANSACTIONSON COMMUNICATIONS, VOL. 41, NO 3. MARCH 1993 Transaction Letters
- IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS,VOL. SAC-4,NO. 1, JANUARY 1986 155 VLSI Structures for Viterbi Receivers
- ISSCC 2003 / SESSION 8 / COMMUNICATIONS SIGNAL PROCESSING / PAPER 8.4 8.4 A 13.3Mb/s 0.35m CMOS Analog Turbo
- A DISCRETE MULTITONE POWER LINE COMMUNICATIONS SYSTEM T. Esmailian: P.G. Gulak, and F.R. Kschischang
- The use of Look-Up Tables (LUTs) is extended from binary to multiple-valued logic (MVL) circuits. A multiple-
- Differential Kalman Filteringfor Tracking Rayleigh Fading Channels
- CMOS Implementationof a Current Conveyor-Based Field-ProgrammableAnalog Array
- ISlT 1997, Ulm, Germany, June 29 -July 4 Concurrent Turbo-Decoding
- A Multiple-valued Ferroelectric Content-Addressable Memory
- Fully-Parallel Multi-Megabit Integrated CAM/RAM Design Kenneth J. Schultz and P. Glenn Gulak
- Distributed Multicast Contention Resolution using Content Addressable FlFOs
- LATCHED DIFFERENTIAL FET LOGIC " Logic h v e l Voltage
- SURVIVOR SEQUENCE MEMORY MANAGEMENT IN VITERBI DECODERS Gennady Feygin and P. Glenn Gulak
- [See page 328 for Figure 1.I SESSION II: 32b MICROPROCESSORS
- 790 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-22, NO. 5, OCTOBER 1987 MIPS-X: A 20-MIPS Peak,
- A MULTI-STANDARD SET-TOP BOX CHANNEL Nirmal Sohi and P.Glenn Gulak
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 5, MAY 1996 689 Fully Parallel Integrated CAMRAM Using
- 142 IEEE JOURNALON SELECTED AREAS INCOMMUNICATIONS,VOL.SAC-4,NO. 1, JANUARY 1986 VLSI Structures for Viterbi Receivers
- , . DESIGNAND PERFORMANCEANALYSIS OFA HIGH SPEEDAWGN COMMUNICATIONCHANNELEMULATOR
- VLSI ARCHITECTURE OF A WIRELESS CHANNEL ESTIMATOR USING SEQUENTIAL MONTE CARLO METHODS
- Adaptive Channel SVD Estimation for MIMO-OFDM Systems
- 1616 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 16, NO. 9, DECEMBER 1998 Parallel Structures for Joint Channel Estimation
- Architectural Advances in the VLSI Implementation of Arithmetic Coding
- theVLSljournal ELSEVIER INTEGRATION, the VLSI Journal 18 (1995) 151-171
- GESTION DE LA MEMOIRE POUR L'ALGORITHME DU FORWARD-BACKWARD
- Analog Integrated Circuits and Signal Processing, 17, 734 (1998) # 1998 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
- Joint Data and Channel EstimationUsing The Per-BranchProcessing Method
- ISSCC95/ SESSION 11/ TECHNOLOGY DIRECTIONS: RFAND ANALOG/ PAPER TP 11.7 / TP 11.7: A Transconductor-BasedField-Programmable
- A VLSI Architecturefor Soft-OutputPR4Detection Warren J. Gross, Vincent C. Gaudet and P. Glenn Gulak
- REDUCED COMPLEXITY SYMBOL DETECTORS WITH PARALLEL STRUCTURES
- Special Issue Papers A Pulse-Based, Parallel-Element Macromodel
- This paper provides a brief overview of semiconductor memory design from the perspective of the impact multiple-
- A Self-Timed, Fully-Parallel Content Addressable Queue for Switching Applications Jason Podaima and Glenn Gulak
- IEEETRANSACTIONS ON MAGNETICS,VOL.MAG-18, NO. 5, SEPTEMBER 1982 989 An Improved Approximation forthe IsolatedTransition
- Abstract: Present ferroelectric (FE) capacitor models mostly rely on continuous hysteresis loop characteristics of FE materials. Our experimental results show that this approach overestimates
- Minimizing Error and VLSI Complexity in the Multiplication Free Approximation of Arithmetic
- A 16kb lTlC FeRAM Testchip Using Current-BasedReference Scheme Joseph Wai Kit Siu, Yadollah Eslami, Ali Sheikholeslami, P. Glenn Gulak,
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 3, MARCH 2003 541 A Current-Based Reference-Generation Scheme for
- 1860 IEEE JOURNAL OF SOLID-STATECIRCUITS, VOL. 26, NO. 12,DECEMBER 1991 A CMOS Field-Programmable
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 17, NO. 5, MAY 1998 419 A Joint Gate Sizing and Buffer Insertion Method
- A Quick Way to Find the Optimized Performance of a Power Constrained Logic Circuit
- 2907IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL 41, NO 9, SEPTEMBER 1993 A Multiprocessor Architecture for Viterbi Decoders
- A Survey of Circuit Innovations in Ferroelectric Random-Access Memories
- A VLSI Implementation of a Cascade Viterbi Decoder with Traceback Gennady Feygin Paul Chow P. Glenn Gulak John Chappel Grant Goodes
- 450 IEEE TRANSACTIONS ON ULTRASONICS, FERROELECTRICS, AND FREQUENCY CONTROL, VOL. 43, NO. 3, MAY 1996 ansient Modeling of Ferroelectric Capacitors
- Gate Sizing and Buffer Insertion for Optimizing Performance in Power Constrained BiCMOS Circuits
- CAM-Based Single-Chip Shared Buffer ATM Switch Kenneth J. Schultz and P. Glenn Gulak
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 49, NO. 7, JULY 2002 457 Programmable Interleaver Design for Analog
- IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 45, NO. 8, AUGUST 1997 997 Physical Performance Limits for
- ISIT 1998, Cambridge, MA. USA, August 16 -August 21 On Tanner Graphs of Lattices and Codes
- 2010 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 11, NOVEMBER 2003 A 13.3-Mb/s 0.35-m CMOS Analog Turbo
