- % 021!3("&4657589A@BDCEF&G!H IQPSRUTWVYXa`cbedgfihpdgq rSPSstbvu)w'q IQPSxyu)w'b PrXa xPSrvihhEP7bdgqX)def rSPSfug RFPShi`gdgXaXaT xPjGSdvd) klPSklXabXabd sQPmjndghpddopPjGbvcqSVY`cXa qrPSsbXatgXab jrPSuXahXv PSuu)Xa`Xwdvd xFPxyd)q{zefd)qjrPSoGdwq|VYbed)q
- The NUMAchine Multiprocessor Z. Vranesic, S. Brown, M. Stumm, S. Caranci, A. Grbic, R. Grindley,
- INTERCONNECT DRIVER DESIGN FOR LONG WIRES IN FIELD-PROGRAMMABLE GATE ARRAYS
- SoC Energy Savings = Reduce+Reuse+Recycle: A Case Study Using a 660MHz DC-DC Converter with Integrated Output Filter
- SEMISYNTHETIC CIRCUIT GENERATION USING GRAPH MONOMORPHISM FOR TESTING INCREMENTAL PLACEMENT AND INCREMENTAL ROUTING TOOLS
- Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy
- A Survey and Taxonomy of GALS Design Styles
- Soft++: An Improved Embedded FPGA Methodology for SoC Designs Victor Aken'Ova, Guy Lemieux, Resve Saleh
- DEFECT-TOLERANT FPGA SWITCH BLOCK AND CONNECTION BLOCK WITH FINE-GRAIN REDUNDANCY FOR YIELD ENHANCEMENT
- The NUMAchine Multiprocessor R. Grindley, T. Abdelrahman, S. Brown, S. Caranci, D. DeVries, B. Gamsa,
- Circuit Design of Routing Switches Guy Lemieux
- Towards Reliable 5Gbps Wave-pipelined and 3Gbps Surfing Interconnect in 65nm FPGAs
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 11, NOVEMBER 2008 1521 GlitchLess: Dynamic Power Minimization in FPGAs
- Design and Implementation of the NUMAchine Multiprocessor A. Grbic, S. Brown, S. Caranci, R. Grindley, M. Gusat, G. Lemieux,
- NUMAchine Global Ring Hardware Design Guy Lemieux, Steve Caranci, Robin Grindley, Kelvin Loveless
- Bridging the Gap between Soft and Hard eFPGA Design Victor Olubunmi Aken'Ova
- Energy Recovery from High-frequency Clocks using DC-DC Converters M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, W. Dunford, P. Palmer.
- Reliable high-throughput FPGA interconnect using
- Towards Reliable 5Gbps Wave-pipelined and
- Vector Processing as a Soft-core CPU Accelerator jasony@ece.ubc.ca
- System-on-Chip: Reuse and Integration
- vanDisk: An Exploration in Peer-To-Peer Collaborative Back-up Storage
- Un/DoPack: Re-Clustering of Large System-on-Chip Designs with Interconnect Variation for Low-Cost FPGAs
- A 660MHz ZVS DC-DC Converter Using Gate-Driver Charge-Recycling in 0.18m
- Abstract Each new semiconductor technology node brings smaller transistors and wires. Although this makes transistors
- Perturb+Mutate: Semisynthetic Circuit Generation for Incremental Placement
- Page 1 of 24 Segmented Routing for Speed-Performance and
- 532 2007 IEEE International Solid-State Circuits Conference ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8
- A Case for Soft Vector Processors in FPGAs Jason Yu Guy Lemieux
- A Spatial Computing Architecture for Implementing Computational Circuits
- PERG-Rx: A Hardware Pattern-Matching Engine Supporting Limited Regular Expressions
- Directional and Single-Driver Wires in FPGA Interconnect Guy Lemieux Edmund Lee Marvin Tom Anthony Yu
- Dedication v List of Figures xi
- GlitchLess: An Active Glitch Minimization Technique for FPGAs
- Logic Block Clustering of Large Designs for Channel-Width Constrained FPGAs
- A Fully Integrated 660MHz Low-swing Energy-recycling DC-DC Converter (Some parts of this paper have been presented at PESC and CCECE.)
- Vector Processing as a Soft Processor Accelerator JASON YU, CHRISTOPHER EAGLESTON,
- CHANNEL WIDTH REDUCTION TECHNIQUES FOR SYSTEM-ON-CHIP CIRCUITS
- Vector Processing as a Soft-CPU Accelerator
- A Combined Clustering and Placement Algorithm for FPGAs
- Congestion Estimation and Localization in FPGAs: A Visual Tool for Interconnect Prediction
- INCREMENTAL PLACEMENT FOR FIELD-PROGRAMMABLE GATE ARRAYS
- A Spatial Computing Architecture Implementing Computation Circuits
- High-throughput pipelined interconnect in FPGAS
- Journal of VLSI Signal Processing 2007 * 2007 Springer Science + Business Media, LLC. Manufactured in The United States.
- An Improved "Soft" eFPGA Design and Implementation Strategy Victor Aken'Ova, Guy Lemieux, Resve Saleh
- Analytical Framework for Switch Block Design Guy G. Lemieux and David M. Lewis
- Using Sparse Crossbars within LUT Clusters Guy Lemieux
- Generating Highly-Routable Sparse Crossbars for PLDs Guy Lemieux
- ON TWO-STEP ROUTING FOR FPGAS Guy G.F. Lemieux Stephen D. Brown Daniel Vranesic
- Design and Implementation of Detailed Router Software for Segmented-Architecture Field-Programmable Gate Arrays
- FPGA Defect Tolerance: Impact of Granularity Anthony J. Yu Guy G. Lemieux
- PERG is an FPGA application that accelerates the process of searching a stream of bytes against a large,
- PERG: A Scalable Pattern-Matching Accelerator Johnny Tsung Lin Ho
- Designing for High Speed-Performance in CPLDs and FPGAs
- Perturber: Semi-Synthetic Circuit Generation Using Ancestor Control for Testing
- June 2008 DRAFT -submitted to TCAS II for review. 1 Abstract--Power consumption of a multi-GHz clock driver is
- Energy Recycling from Multi-GHz Clocks using Fully Integrated Switching Converters M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, W. Dunford, P. Palmer
- NUMAchine Hardware Reference and Maintenance Manual **** THIS IS A PRELIMINARY DOCUMENT. ****
- NUMAchine Principles of Operation for System Programmers **** THIS IS A PRELIMINARY DOCUMENT. ****
- Hardware Performance in Multiprocessors
- Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs
- 1. Motivation Current IC Design Issues
- Impact of Custom Interconnect Masks on Cost and Performance of Structured ASICs
- PGR: Period and Glitch Reduction Via Clock Skew Scheduling, Delay Padding and GlitchLess
- J Sign Process Syst DOI 10.1007/s11265-010-0562-x
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1
- Congestion-Driven Re-Clustering CAD Flow for
- Congestion-Driven Re-Clustering for Low-cost FPGAs
- A CAD Framework for MALIBU: An FPGA with Time-multiplexed Coarse-Grained Elements
- Self-Hosted Placement for Massively Parallel Processor Arrays
- IEEE TRANSACTIONS ON POWER ELECTRONICS 1 A Fully Integrated 660 MHz Low-Swing
- Rapid Synthesis and Simulation of Computational Circuits in an MPPA
- A Soft-core Vector Processor with Single-copy Data Scratchpad Memory
- VEGAS: Soft Vector Processor with Scratchpad Memory Christopher H. Chou
- Rapid Synthesis and Simulation of Computational Circuits
- Area, Delay, Power, and Cost Trends for Metal-Programmable Structured ASICs (MPSAs)
- A CAD Framework for MALIBU: An FPGA Time-multiplexed Coarse-Grained Elements
- Incremental Placement Algorithm Field Programmable Gate Arrays
- FPT 2009 Xiao Patrick Dong
- Interconnect Architecture (Via-Programmed Structured ASICs)
- Period and Glitch Reduction Via Clock Skew Scheduling, Delay Padding
- Scalable and Determinis0c Timing-Driven Parallel Placement for
- The Impact of Interconnect Architecture on Via-Programmed Structured ASICs (VPSAs)
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 57, NO. 8, AUGUST 2010 2099 A 4 GHz Non-Resonant Clock Driver With
- PERG-Rx: An FPGA-based Pattern-Matching Engine with Limited Regular Expression Support for Large Pattern Databases
- REPLACE: AN INCREMENTAL PLACEMENT ALGORITHM FOR FIELD PROGRAMMABLE GATE ARRAYS
- Self-Hosted Placement Massively Parallel Processor Arrays
- Congestion-Driven Regional Re-clustering for Low-Cost FPGAs
- CAD Algorithms and Performance of Malibu: An FPGA with Time-Multiplexed
- PERG-Rx: An FPGA-based Pattern-Matching Engine with Limited Regular Expression Support for Large Pattern Database
- Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs
- VENICE: A Compact Vector Processor for FPGA Applica8ons
- CAD Algorithms and Performance of Malibu: An FPGA with Time-Multiplexed Coarse-Grained Elements
- Impact of Custom Interconnect Masks on Cost and Performance of Structured ASICs
- Reducing the Cost of Floating-Point Mantissa Alignment and Normalization in FPGAs
- Accelerator Compiler for the VENICE Vector Processor zhiduol@ece.ubc.ca
