Home

About

Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network
FAQHELPSITE MAPCONTACT US


  Advanced Search  

 
INTERNATIONAL COMPUTER SCIENCE INSTITUTE I1947 Center St. Suite 600 Berkeley, California 94704-1198 510 643-9153 FAX 510 643-7684
 

Summary: INTERNATIONAL COMPUTER SCIENCE INSTITUTE
I1947 Center St. Suite 600 Berkeley, California 94704-1198 510 643-9153 FAX 510 643-7684
T0 Engineering Data
Krste Asanovi c
James Beck
TR-96-057
December 1996
Abstract
T0 Torrent-0 is a single-chip xed-point vector microprocessor designed for multimedia,
human-interface, neural network, and other digital signal processing tasks. T0 includes
a MIPS-II compatible 32-bit integer RISC core, a 1 Kbyte instruction cache, a high per-
formance xed-point vector coprocessor, a 128-bit wide external memory interface, and a
byte-serial host interface. T0 implements the Torrent ISA described in a separate Torrent
ArchitectureManual" technical report. This manual contains detailed information on the T0
vector microprocessor, including information required to build T0 into a system, instruction
execution timings, and information on low level T0 software interfaces required for operating
system support.
This work was supported by ONR URI Grant N00014-92-J-1617, ARPA contract num-
ber N0001493-C0249, NSF Grant No. MIP-9311980, and NSF PYI Award No. MIP-
8958568NSF. Additional support was provided by ICSI.

  

Source: Asanovic, Krste - Computer Science and Artificial Intelligence Laboratory & Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT)

 

Collections: Computer Technologies and Information Sciences