Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network

  Advanced Search  

Design and Analysis of a 32nm PVT Tolerant CMOS SRAM Cell for Low Leakage and High Stability

Summary: 1
Design and Analysis of a 32nm PVT Tolerant CMOS SRAM Cell for
Low Leakage and High Stability
Sheng Lin, Yong-Bin Kim*
, Fabrizio Lombardi
Department of Electrical and Computer Engineering, Northeastern University, 360 Huntington Ave, Boston MA 02115, USA
Elsevier use only: Received date here; revised date here; accepted date here
A novel nine transistor (9T) CMOS SRAM cell design at 32nm feature size is presented to improve the stability, power dissipation, and
delay of the conventional SRAM cell along with detailed comparisons with other designs. An optimal transistor sizing is established for the
proposed 9T SRAM cell by considering stability, energy consumption, and write-ability. As a complementary hardware solution at array-
level, a novel write bitline balancing technique is proposed to reduce the leakage current. By optimizing its size and employing the
proposed write circuit technique, 33% power dissipation saving is achieved in memory array operation compared with the conventional 6T
SRAM based design. A new metric that comprehensively captures all of these figures of merit (and denoted to as SPR), is also proposed;
under this metric, the proposed 9T SRAM cell is shown to be superior to all other cell configurations found in the technical literatures. The
impact of the process variations on the cell design is investigated in detail. HSPICE simulation shows that the 9T SRAM cell demonstrates
an excellent tolerance to process variations comparing with the conventional SRAM cells.
Keywords: Memory cell design; Leakage current; Nanotechnology; Stability; Process-Voltage-Temperature variation


Source: Ayers, Joseph - Marine Science Center & Department of Biology, Northeastern University


Collections: Engineering