Home

About

Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network
FAQHELPSITE MAPCONTACT US


  Advanced Search  

 
Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches
 

Summary: Dynamic Capacity-Speed Tradeoffs
in SMT Processor Caches
Sonia L´opez1
, Steve Dropsho2
, David H. Albonesi3
,
Oscar Garnica1
, and Juan Lanchares1
1
Departamento de Arquitectura de Computadores y Automatica,
U. Complutense de Madrid, Spain
2
School of Computer and Communication Science, EPFL, Switzerland
3
Computer Systems Laboratory, Cornell University, USA
Abstract
Caches are designed to provide the best tradeoff between access speed and capacity
for a set of target applications. Unfortunately, different applications, and even different
phases within the same application, may require a different capacity-speed tradeoff.
This problem is exacerbated in a Simultaneous Multi-Threaded (SMT) processor where

  

Source: Albonesi, David H. - Computer Systems Laboratory, Cornell University

 

Collections: Computer Technologies and Information Sciences