Home

About

Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network
FAQHELPSITE MAPCONTACT US


  Advanced Search  

 
Real-Time Scheduling on Multicore Platforms James H. Anderson, John M. Calandrino, and UmaMaheswari C. Devi
 

Summary: Real-Time Scheduling on Multicore Platforms
James H. Anderson, John M. Calandrino, and UmaMaheswari C. Devi
Department of Computer Science
The University of North Carolina at Chapel Hill
Abstract
Multicore architectures, which have multiple processing
units on a single chip, are widely viewed as a way to achieve
higher processor performance, given that thermal and power
problems impose limits on the performance of single-core
designs. Accordingly, several chip manufacturers have already
released, or will soon release, chips with dual cores, and it
is predicted that chips with up to 32 cores will be available
within a decade. To effectively use the available processing
resources on multicore platforms, software designs should
avoid co-executing applications or threads that can worsen
the performance of shared caches, if not thrash them. While
cache-aware scheduling techniques for such platforms have
been proposed for throughput-oriented applications, to the best
of our knowledge, no such work has targeted real-time appli-
cations. In this paper, we propose and evaluate a cache-aware

  

Source: Anderson, James - Department of Computer Science, University of North Carolina at Chapel Hill

 

Collections: Computer Technologies and Information Sciences