Home

About

Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network
FAQHELPSITE MAPCONTACT US


  Advanced Search  

 
LOW POWER REAL TIME ELECTRONIC NEURON VLSI DESIGN USING SUBTHRESHOLD TECHNIQUE
 

Summary: LOW POWER REAL TIME ELECTRONIC NEURON VLSI DESIGN USING
SUBTHRESHOLD TECHNIQUE
Young Jun Lee, Jihyun Lee, Y.B. Kim, J. AyersÝ
, A.VolkovskiiÞ
, A.SelverstonÞ
, H.Abarbanel*Þ
, M.RabinovichÞ
Electrical and Computer Engineering Department, Marine Science CenterÝ
,Northeastern University, Boston,MA
Dept. of Physics ² SIO*, Institute for Nonlinear ScienceÞ
, University of California, San Diego, La Jolla, CA
yjlee@ece.neu.edu, jlee@ece.neu.edu, ybk@ece.neu.edu, lobster@neu.eduÝ
ABSTRACT
We discuss a VLSI electronic neuron circuit that imple-
ments Hindmarsh and Rose neuron model. Magnitude and
time scaling techniques are employed for 2V power sup-
ply operation. A subthreshold operation technique and a
single MOS resistor are used to minimize area and power
consumption. Output bursts of the electronic neuron can be
modulated dynamically by varying the input voltage level.

  

Source: Ayers, Joseph - Marine Science Center & Department of Biology, Northeastern University

 

Collections: Engineering