Home

About

Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network
FAQHELPSITE MAPCONTACT US


  Advanced Search  

 
Automatic Compiler Techniques for Thread Coarsening for Multithreaded Architectures \Lambda
 

Summary: Automatic Compiler Techniques for Thread Coarsening for Multithreaded
Architectures \Lambda
Gary M. Zoppetti Gagan Agrawal Lori Pollock
Department of Computer and Information Sciences
University of Delaware, Newark DE 19716
fzoppetti,agrawal,pollockg@cis.udel.edu
Jose Nelson Amaral Xinan Tang y Guang Gao
Department of Electrical and Computer Engineering
University of Delaware, Newark DE 19716
famaral,tang,ggaog@capsl.udel.edu
Abstract
Multithreaded architectures are emerging as an important
class of parallel machines. By allowing fast context switch­
ing between threads on the same processor, these systems
hide communication and synchronization latencies and al­
low scalable parallelism for dynamic and irregular applica­
tions. Thread partitioning is the most important task in
compiling high­level languages for multithreaded architec­
tures. Non­preemptive multithreaded architectures, which
can be built from off­the­shelf components, require that if

  

Source: Agrawal, Gagan - Department of Computer Science and Engineering, Ohio State University

 

Collections: Computer Technologies and Information Sciences