Home

About

Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network
FAQHELPSITE MAPCONTACT US


  Advanced Search  

 
Synthesizing Interconnect-Efficient Low Density Parity Check Codes
 

Summary: Synthesizing Interconnect-Efficient Low Density
Parity Check Codes
Marghoob Mohiyuddin
The University of Texas at Austin
Amit Prakash
The University of Texas at Austin
Adnan Aziz
The University of Texas at Austin
Wayne Wolf
Princeton University
ABSTRACT
Error correcting codes are widely used in communication
and storage applications. Codec complexity has usually
been measured with a software implementation in mind.
A recent hardware implementation of a Low Density Par-
ity Check code (LDPC) indicates that interconnect com-
plexity dominates the VLSI cost. We describe a heuris-
tic interconnect-aware synthesis algorithm which generates
LDPC codes that use an order of magnitude less wiring with
little or no loss of coding efficiency.

  

Source: Aziz, Adnan - Department of Electrical and Computer Engineering, University of Texas at Austin

 

Collections: Computer Technologies and Information Sciences