Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network

  Advanced Search  

Automatic Verification of a Class of Systolic Circuits

Summary: Automatic Verification of a Class of
Systolic Circuits
Parosh Abdulla
Department of Computer Systems
Uppsala University
Box 520
S­ 751 20 Uppsala
February 26, 1996
Systolic circuits have drawn considerable attention as a means of
implementing parallel algorithms in areas such as linear algebra, sig­
nal processing, pattern matching, etc. A systolic circuit is composed
of a number of computation cells which are connected in a regular
pattern. Each cell can perform computations, store data, and com­
municate with other cells in the circuit. We present a method for
automatic verification of a class of these circuits. We define a lan­
guage to describe implementations and specifications of our class of
circuits, and present a method to automatically check whether a cir­
cuit implementation fulfills its specification. The main advantage of


Source: Abdulla, Parosh Aziz - Department of Information Technology, Uppsala Universitet


Collections: Computer Technologies and Information Sciences