· Write VHDL descriptions that produce efficient synthesized circuits
How Statements Are Mapped to Logic
Don't Care Inference
· General guidelines
Minimize the number of instantiations of several large components.
Minimize the number of latches or flip-flops
Consider collapsing hierarchy.
Four logic blocks:
· A comparator