Home

About

Advanced Search

Browse by Discipline

Scientific Societies

E-print Alerts

Add E-prints

E-print Network
FAQHELPSITE MAPCONTACT US


  Advanced Search  

 
1464 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 53, NO. 6, DECEMBER 2004 Evaluating the Repair of System-on-Chip (SoC)
 

Summary: 1464 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 53, NO. 6, DECEMBER 2004
Evaluating the Repair of System-on-Chip (SoC)
Using Connectivity
Minsu Choi, Member, IEEE, Nohpill Park, Member, IEEE, Vincenzo Piuri, Fellow, IEEE, and
Fabrizio Lombardi, Member, IEEE
Abstract--This paper presents a new model for analyzing the
repairability of reconfigurable system-on-chip (RSoC) instrumen-
tation with the repair process. It exploits the connectivity of the
interconnected cores in which unreliability factors due to both
neighboring cores and the interconnect structure are taken into
account. Based on the connectivity, two RSoC repair scheduling
strategies, Minimum Number of Interconnections First (I-MIN)
and Minimum Number of Neighboring Cores First (C-MIN), are
proposed. Two other scheduling strategies, Maximum Number of
Interconnections First (I-MAX) and Maximum Number of Neigh-
boring cores First (C-MAX), are also introduced and analyzed to
further explore the impact of connectivity-based repair scheduling
on the overall repairability of RSoCs. Extensive parametric sim-
ulations demonstrate the efficiency of the proposed RSoC repair
scheduling strategies; thereby manufacturing ultimately reliable

  

Source: Ayers, Joseph - Marine Science Center & Department of Biology, Northeastern University

 

Collections: Engineering