| Sample search results for: abcn front-end chip |
| 1 | SCIPP 99 55 December 23, 1999 | ||
|
Summary: interface HDI, which is a printed circuit board with 25 front-end chips GTFE64, two controller chips GTRC... side of the tray. There are 32 HDI's in total with 64 controller chips and 800 front-end chips. Each... front-end ... |
|||
|
Source: Belanger, David P. - Physics Department, University of California at Santa Cruz |
|||
|
Collection: Physics |
|||
| 2 | ATL-UPGRADE-PROC-2011-005 13September2011 | ||
|
Summary: (2007) 801. [23] F.Anghinolfi, et. al., "Performance of the ABCN-25 readout chip for the ATLAS Inner... ASIC (ABCN130) is planned to have 256 channels using 130 nm CMOS tech- nology. Until those ASICs... are available, prototyping of staves and petals is progressing using a 128 channel, 0.25 µm CMOS ASIC ... |
|||
|
Source: Wu, Sau Lan - CERN & Department of Physics, University of Wisconsin at Madison |
|||
|
Collection: Physics |
|||
| 3 | The read out electronics of the AMS prototype RICH detector L. Gallin-Martela* | ||
|
Summary: end chip and an analog to digital converter. The analog front-end chips were extensively... . Front end chip architecture Fig. 1. The block diagram of the chip. Fig. 2. The anode channel chronograms... . The 16 identical ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 4 | Front End electronics for ATLAS Pixel detector 1 of 19Laurent BLANQUART CPPM IVth International meeting on Front End electronics for Tracking Detectors at future high luminosity colliders, Perugia, May 16-19 2000 | ||
|
Summary: Front End electronics for ATLAS Pixel detector 1 of 19Laurent BLANQUART CPPM IVth International... meeting on Front End electronics for Tracking Detectors at future high luminosity colliders, Perugia, May... 16-19 2000 Front End electronics for ATLAS pixel detector L. ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 5 | 2005 International Linear Collider Workshop -Stanford, U.S.A. Silicon Data Acquisition and Front-End Electronics | ||
|
Summary: an on-chip buffer. In order to save power and buffer space at the front-end level, it is intended... 2005 International Linear Collider Workshop - Stanford, U.S.A. Silicon Data Acquisition and Front-End... Jussieu, 75252 Paris, France A highly integrated Front-End readout and Data Acquisition scheme for ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 6 | Abstract--The Phobos experiment at the Relativistic Heavy Ion Collider (RHIC) at Brookhaven National Laboratory uses silicon | ||
|
Summary: ; the proximity of the silicon sensors and front-end chips to the heavy ion collisions presents a challenge... served by as many as sixteen, 64- or 128-channel front-end chips. Manuscript received 5 November 2001... shown in Fig.1. A detector module, composed of silicon sensors and ... |
|||
|
Source: Brookhaven National Laboratory, PHOBOS Collaboration |
|||
|
Collection: Physics |
|||
| 7 | Paper presented at the Topical Workshop on Electronics for Particle Physics, Naxos, Greece / September 15-19, 2008 CMS Microstrip Tracker Readout at the SLHC | ||
|
Summary: and hence granularity means more sensor channels and front end chips, and the CMS material budget at the LHC... throughout. The APV25 front end chip [2] instruments the AC coupled silicon sensors and the output data from... chips operate ... |
|||
|
Source: Imperial College London, Department of Physics, High Energy Physics Group |
|||
|
Collection: Physics |
|||
| 8 | Front-end Electronics for the LHCb preshower. R. Cornat, G. Bohner, O. Deschamps, J. Lecoq, P. Perret | ||
|
Summary: ; · The analog signals from the very front-end chips are digitized and processed in order to produce... -line architecture (fully synchronously). A. Mixed electronics part The very front-end chip output signal has always... is then used to adapt the signal specifications from the very ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 9 | Temperature sensitivity of the AMS RICH Front End Chip 02-15 ISN report | ||
|
Summary: Temperature sensitivity of the AMS RICH Front End Chip 02-15 ISN report L. Eraud ISN GRENOBLE... , single anode PMTs were used, and the front end chip was processing groups of 3 PMTs. In order to improve... report 01-49, 2001. [7] : L. Eraud, L. Gallin-Martel, "A test ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 10 | The Flip-Chip Mounted MMIC Technology using the Modified MCM-D Substrate for Compact and Low-Cost W-band Transceiver | ||
|
Summary: -package codesign of a low-power 5-GHz RF front end," in 2000 Proceedings of the IEEE, vol. 88, pp. 1583-1507, Oct... The Flip-Chip Mounted MMIC Technology using the Modified MCM- D Substrate for Compact and Low... .ac.kr) Abstract -- We present novel multi-chip module (MCM) - D technology to improve the ... |
|||
|
Source: Kwon, Youngwoo - School of Electrical Engineering and Computer Science, Seoul National University |
|||
|
Collection: Engineering |
|||
| 11 | Issue #10 Marvin Green (503) 6665907 Voice Recognition | ||
|
Summary: voice recognition LSI circuit with onchip analog front end, voice analysis, recognition process... , allows up to 40 word speech recognition. The HM2007 provides the front end voice recognition processing... product that is perfect for robotic application. The HM2007 is a 48 pin IC ... |
|||
|
Source: Martin, Fred G .- Department of Computer Science, University of Massachusetts at Lowell |
|||
|
Collection: Computer Technologies and Information Sciences |
|||
| 12 | 2005 International Linear Collider Workshop -Stanford, U.S.A. Front-End and Readout Electronics for Silicon Trackers at the ILC | ||
|
Summary: of bare chips detector will be done with MIP signals on a test bench and compared with other front-end... 2005 International Linear Collider Workshop - Stanford, U.S.A. Front-End and Readout Electronics... . 1. INTRODUCTION A Front-end readout system for tracking Silicon detectors has to manage millions |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 13 | is published monthly by: UP Media Group Inc. | ||
|
Summary: . Schlechtweg, "51 GHz front-end with flip chip and wire bond interconnections from GaAs MMICs to a planar patch... are pushing hardware vendors to make more competitive products (such as the front- ends and the passive... , both level-1 (chip-to-package) and level-2 (pack- age-to-board) ... |
|||
|
Source: Tentzeris, Manos - School of Electrical and Computer Engineering, Georgia Institute of Technology |
|||
|
Collection: Engineering |
|||
| 14 | 2005 International Linear Collider Workshop Stanford, U.S.A. Front-end Electronic for the Calice ECAL Physics Prototype | ||
|
Summary: , France A 18-channel low-noise front-end chip has been designed and produced to read out the 1cm² silicon... -C. Vanel, these proceedings 0902 #12;A front-end chip has been designed to read out the 36-PIN-diode wafers... -2006. Figure 2 - Picture of the front-end board embedding FLC_PHY3 ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 15 | Presentation of the "ROC" Chips Readout F. Dulucq a | ||
|
Summary: ) is the front end chip [2] designed for the readout of the RPC or GEM foreseen for the Digital HAdronic... Photomultiplier Integrated ReadOut Chip) is a dedicated front-end electronics [3] for an ILC prototype of hadronic... : PARISROC (Photomultiplier ARray Integrated in Sige ReadOut ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 16 | Skiroc : a Front-end Chip to Read Out the Imaging Silicon-Tungsten Calorimeter for ILC Michel Bouchel, Mowafak El Berni, Julien Fleury, Christophe de La Taille, Gisle Martin-Chassard, | ||
|
Summary: Skiroc : a Front-end Chip to Read Out the Imaging Silicon-Tungsten Calorimeter for ILC Michel... of that new front-end chip will be presented. The results on the technological R&D concurrently conducted... *18 cm which is currently in test beam in Fermilab. A new front-end ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 17 | AROW A 128 Channel Analogue Pipeline with Wilkinson ADC and Sparsification ASIC | ||
|
Summary: of the features of the AROW chip. .Current to voltage converter frontend. The gain of the CAFE chip is ~ 2.5u... the requirements for an analogue/digital solution to the readout of front end silicon strip detectors in the LHC... crossing rate of 40MHz. The front ... |
|||
|
Source: California at Santa Cruz, University of - Santa Cruz Institute for Particle Physics (SCIPP) |
|||
|
Collection: Fission and Nuclear Technologies ; Physics |
|||
| 18 | Copyright owned by the author(s) under the terms of the Creative Commons Attribution-NonCommercial-ShareAlike Licence. http://pos.sissa.it The upgrade programme of the CMS Tracker at | ||
|
Summary: question is to calculate the power requirements, which at LHC are dominated by the front-end readout chip... , Sept 2008. http://indico.cern.ch/conferenceDisplay.py?confId=21985 [16] J. Kaplon et al. The ABCN front... end chip for ATLAS Inner Detector Upgrade, Paper ... |
|||
|
Source: Imperial College London, Department of Physics, High Energy Physics Group |
|||
|
Collection: Physics |
|||
| 19 | in2p3-00110937,version1-7Nov2006 Assembly and validation of the SSD silicon microstrip detector of | ||
|
Summary: by two hybrid circuits, each populated by 6 front-end chips (see fig. 1). The sen- sor is 300 µm thick... . The electrical connection between silicon sensor and the front-end electronics is made via TAB-bonded aluminium... al. Front-end modules for ALICE SSD Proceedings of 9th Workshop on Electronics for LHC ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 20 | Int. Meeting on Substrate-Integrated Microelectrodes, 2006 1 A Multichannel Recording Frontend for MEA | ||
|
Summary: Neuronal Re- cording Frontend 2.1 The Frontend IC A mixed-signal CMOS front-end chip (Fig. 2) for 12... on all twelve channels, while the communication bus is running at 12.5MHz. Fig. 3 Front-end chip block... and MEAAssembly The front-end chip was mainly intended ... |
|||
|
Source: Ginosar, Ran - Department of Electrical Engineering, Technion, Israel Institute of Technology |
|||
|
Collection: Engineering |
|||
| 21 | 2005 International Linear Collider Workshop -Stanford, U.S.A. FLC-SIPM: Front-End Chip for SIPM Readout for ILC Analog HCAL | ||
|
Summary: 2005 International Linear Collider Workshop - Stanford, U.S.A. FLC-SIPM: Front-End Chip for SIPM... An integrated front-end chip has been developed to readout the Silicon PM for the ILC analog hadronic... PM A front-end chip has been developed to read out 18 SiPM. This ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 22 | An Application Specific Integrated Circuit for Multi RENAUD GAGLIONE, Gerard Bohner, Jacques Lecoq, Gerard Montarou, Laurent Royer | ||
|
Summary: is to design an "intelligent sensor", composed of one multi anodes PMT, four custom front-end analog chips... computer. III. FRONT END ASIC A. General operation Each chip input is connected to one anode. The trigger... channel) #12;Fig. 10. Layout of front ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 23 | 2005 ALCPG & ILC Workshops Snowmass, U.S.A. A 16-channel Silicon Strips Readout Chip in 180nm CMOS technology | ||
|
Summary: The foreseen front-end processing is sketched in Figure 1. The Front-end signal processing chips amplify... pulse-shaper (50-100ns) would be implemented for timing measurements, in a front-end chip version... signals on a test bench, and compared with other front-end ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 24 | Nuclear Instruments and Methods in Physics Research A 454 (2000) 214}220 Characterisation of silicon strip detectors with a binary readout | ||
|
Summary: in the range 6}30 keV. The critical component of the system is the 32-channel front-end chip, RX32N, which has... strip detector. The readout system consists of two ASICs: RX32N front-end chip and COUNT32 counter chip... description of the design and performance of the ... |
|||
|
Source: Ramello, Luciano - Dipartimento di Scienze e Tecnologie Avanzate, Università del Piemonte Orientale "A. Avogadro" |
|||
|
Collection: Engineering ; Physics |
|||
| 25 | Statistics and Chip Pulse Design for Efficient Multiuser Detection in Asynchronous CDMA. | ||
|
Summary: front-ends. Front-end Type A consists of an analog filter G(f) matched to the chip pulse, i.e. G... (f) = (f), and a subsequent sampler with sampling rate equal to the chip rate. This front-end implies... AND OF CHIP PULSE WAVEFORMS Let us consider a system with ... |
|||
|
Source: Najim, Jamal - Département Traitement du Signal et des Images, Telecom ParisTech |
|||
|
Collection: Mathematics ; Engineering |
|||
| 26 | Statistics and Chip Pulse Design for Efficient Multiuser Detection in Asynchronous CDMA. | ||
|
Summary: . This frontend implies the use of square root Nyquist chip pulse waveforms to keep the discrete noise process... . EFFECTS OF STATISTICS AND OF CHIP PULSE WAVEFORMS Let us consider a system with frontend A and let us... # 1 2 . As the frontend B is in use at the receiver, the ... |
|||
|
Source: Müller, Ralf R. - Department of Electronics and Telecommunications, Norwegian University of Science and Technology |
|||
|
Collection: Engineering ; Computer Technologies and Information Sciences |
|||
| 27 | Statistics and Chip Pulse Design for Efficient Multiuser Detection in Asynchronous CDMA. | ||
|
Summary: front-ends. Front-end Type A consists of an analog filter G(f) matched to the chip pulse, i.e. G... (f) = (f), and a subsequent sampler with sampling rate equal to the chip rate. This front-end implies... a system with front-end A and let us assume that the ... |
|||
|
Source: Müller, Ralf R. - Department of Electronics and Telecommunications, Norwegian University of Science and Technology |
|||
|
Collection: Engineering ; Computer Technologies and Information Sciences |
|||
| 28 | 3D Systems Packaging Research Center AN INDUSTRY-ACADEMIA CONSORTIUM | ||
|
Summary: .prc.gatech.edu · prcinfo@ece.gatech.edu 60GHz Design and Test Methods for Packaging of 60 GHz Front-End Modules A worldwide... for the implementation of the mm-wave front- end. However, little work has been done on the components and packaging side... bottleneck for system implementation at 60 GHz is the design and test of the ... |
|||
|
Source: Li, Mo - School of Materials Science and Engineering, Georgia Institute of Technology |
|||
|
Collection: Materials Science |
|||
| 29 | A test bench for the Front End Chip | ||
|
Summary: A test bench for the Front End Chip of the AMS RICH Ludovic ERAUD Laurent GALLIN-MARTEL ISN 01... . Introduction 2 2. Front end chip architecture 2 1. Block diagram 2 2. Readout chronograms of anode channels 3 3... anode ones and the 3 channel ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 30 | Clearphone : A 0.9 V 96 W Digital Hearing Aid Sunyoung Kim, Namjun Cho, Seong-Jun Song, Donghyun Kim, Kwanho Kim and Hoi-Jun Yoo | ||
|
Summary: . Fig.1 shows the proposed Clearphone chip composed of the enhanced adaptive-SNR analog front-end... ., "An Energy-Efficient Analog Front-End Circuit for a Sub-1V Digital Hearing Aid Chip," IEEE Symposium... -SNR analog front-end, the dedicated DSP and the heterogeneous - DAC. Implemented ... |
|||
|
Source: Yoo, Hoi-Jun - Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology |
|||
|
Collection: Engineering ; Computer Technologies and Information Sciences |
|||
| 31 | IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 30, NO. 1, FEBRUARY 2007 11 Self-Aligned Wafer-Level Integration Technology | ||
|
Summary: receiver front-end chip is designed and integrated with embedded passives on a high-re- sistivity Silicon... . To demonstrate the capabilities of this technology, a 10-GHz receiver front-end implemented in 0.18- m CMOS... , the input matching and conversion gain of the front-end receiver are improved. Index ... |
|||
|
Source: Mohammadi, Saeed - School of Electrical and Computer Engineering, Purdue University |
|||
|
Collection: Engineering ; Materials Science |
|||
| 32 | An Energy-Efficient Analog Front-End Circuit for a Sub-1V Digital Hearing Aid Chip | ||
|
Summary: An Energy-Efficient Analog Front-End Circuit for a Sub-1V Digital Hearing Aid Chip Sunyoung Kim... -mail : sunyoung@eeinfo.kaist.ac.kr Abstract A low-power, energy-efficient analog front-end circuit is proposed... with low power consumption. The proposed analog front-end achieves 87-dB peak SNR and dissipates ... |
|||
|
Source: Yoo, Hoi-Jun - Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology |
|||
|
Collection: Engineering ; Computer Technologies and Information Sciences |
|||
| 33 | A CMOS 130nm Evaluation Digitizer Chip for Silicon Strips Readout W. Da Silva a | ||
|
Summary: amplitude and time fits, lossless data compression, error correcting codes. II. FRONT-END CHIP ARCHITECTURE... . Figure 1: Foreseen front-end chip architecture III. TARGETED NUMBERS A charge gain of 30 m... Transistors 3 Vt options 3 Vt options + low leakage IV. 4-CHANNEL FRONT-END ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 34 | Toward a Software Infrastructure for the Cyclops64 Cellular Architecture | ||
|
Summary: Gigabit Switch Ethernet I/O nodes Compute nodes Cyclops64 Supercomputer node Control Front-end Nodes... network, see Figure 1. The host system (shown as consisting of a num ber of control nodes and a frontend... manager A resource manager is deployed to manage the system resources, including C64 and frontend nodes |
|||
|
Source: Gao, Guang R. - Department of Electrical and Computer Engineering, University of Delaware |
|||
|
Collection: Computer Technologies and Information Sciences |
|||
| 35 | Toward a Software Infrastructure for the Cyclops-64 Cellular Architecture | ||
|
Summary: Ethernet I/O nodes Compute nodes Cyclops64 Supercomputer node Control Front-end Nodes Figure 1. Cyclops-64... system (shown as consisting of a num- ber of control nodes and a front-end node) supports applica- tion... manager A resource manager is deployed to manage the system resources, including C64 and front-end nodes |
|||
|
Source: Gao, Guang R. - Department of Electrical and Computer Engineering, University of Delaware |
|||
|
Collection: Computer Technologies and Information Sciences |
|||
| 36 | SAM: a new GHz sampling ASIC for the H.E.S.S.-II Front-End Electronics. | ||
|
Summary: SAM: a new GHz sampling ASIC for the H.E.S.S.-II Front-End Electronics. E. Delagnesa* , Y. Degerlia... : eric.delagnes@cea.fr, phone: 33 (1) 69 08 22 52, fax: 33 (1) 69 08 31 47 Abstract The H.E.S.S.-II front-end... in significantly improved sensitivity, angular and energy resolutions. The front-end electronics architecture |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 37 | ELECTRONICS FOR SILICON TUNGSTEN | ||
|
Summary: FRONT END ELECTRONICS FOR SILICON TUNGSTEN CALORIMETER Gérard BOHNER, Jacques LECOQ, Samuel MANEN... . Accuracy: 0,4 % so 8 bits. 30 Millions channels with 4mW/channel max. 128 channels/chip so 240.000 chips... channels/chip). Bunch crossing identity (3000 events). Energy: analog memory ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 38 | LC-DET-2006-007 Dedicated very front-end electronics for an ILC prototype hadronic | ||
|
Summary: prototype it was decided to adapt the chip designed for the ECAL front-end electronics 6 to read the Si... is formed and received at the very front-end. All this tasks are fulfilled by the ASIC chip (ILC... -SIPM) and the very front-end electronics designed to steer it. 2 #12;Figure 1: ... |
|||
|
Source: DESY, Deutsches Elektronen-Synchrotron in Hamburg |
|||
|
Collection: Physics |
|||
| 39 | Drift Chamber R&D K.T. McDonald | ||
|
Summary: be a test facility for the frontend (and trigger) electronics as mounted on the final chamber. 4 #12... frontend electronics in `final' boxes. Mounting, cabling and cooling of the electronics would utilize... the final design. 5 #12; FrontEnd Electronics for Prototype III The baseline frontend ... |
|||
|
Source: McDonald, Kirk - Department of Physics, Princeton University |
|||
|
Collection: Physics |
|||
| 40 | Drift Chamber R&D K.T. McDonald | ||
|
Summary: for the front-end (and trigger) electronics as mounted on the final chamber. 4 #12;The endplates could... . The chamber would use final high-voltage service boards, and pro- totype front-end electronics in `final... ' boxes. Mounting, cabling and cooling of the electronics would utilize the final design. 5 #12;Front-End |
|||
|
Source: McDonald, Kirk - Department of Physics, Princeton University |
|||
|
Collection: Physics |
|||
| 41 | IC/HEP/966 Paper presented at Vertex 96, Chia, Sardinia June 1996 | ||
|
Summary: front end chips, modified to accommodate the different detector characteristics, with pulse height... 6 silicon. A single electronic readout system is envisaged for both [3] based on a front end chip... after cable paths of up to 100m. The pulse height data from each ... |
|||
|
Source: Imperial College London, Department of Physics, High Energy Physics Group |
|||
|
Collection: Physics |
|||
| 42 | SCIPP 05/12 September 2005 | ||
|
Summary: of the RC chip is to properly bias the detector and isolate the bias from the input of the sensitive front-end... , the resistors bias the detector and the capacitor isolates the front-end electronics. #12;4. SPD AC INTERSTRIP... ) employing circular spirals with two methods, each of them employing a RC-chip ... |
|||
|
Source: Belanger, David P. - Physics Department, University of California at Santa Cruz |
|||
|
Collection: Physics |
|||
| 43 | 3 2006 IEEE International Solid-State Circuits Conference ISSCC 2006 / SESSION 10 / MM-WAVE AND BEYOND / 10.1 | ||
|
Summary: rotators. Each RF front-end consists of an on-chip dipole anten- na, an LNA, a mixer, and a variable gain... RF front-ends, distributed signal combining at IF, LO generation and distribution, and local phase... -WAVE AND BEYOND / 10.1 10.1 A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas ... |
|||
|
Source: Hajimiri, Ali - Department of Electrical Engineering, California Institute of Technology |
|||
|
Collection: Engineering |
|||
| 44 | open-2000-121 An automated test bench for the ATLAS shapers and SCAs | ||
|
Summary: chips. I) Introduction : Testing analog integrated circuits for ATLAS front end is an important... end board and to ease the interconnection of the circuits on the front-end board. This test station... for shapers and SCA has the benefit of saving space on the ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 45 | Ethernet network-based DAQ and smart sensors for the OPERA long-baseline neutrino , S. Gardien1 | ||
|
Summary: ) with the same number of pixels. An auto-triggerable 64 channels front-end chip will be used for charge pre... for slow control, monitoring, and readout of the front-end analog chip. #12;Page 2 (Do NOT include page... front-end chip, and the digital control part ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 46 | A Theoretical and Experimental Review of SystemC Front-ends | ||
|
Summary: A Theoretical and Experimental Review of SystemC Front-ends Kevin Marquet Matthieu Moy Verimag... . In this paper we focus on the tools (called front-ends) used in the initial stages of processing System... C programs. We describe the challenges in developing SystemC front-ends and present a survey of existing |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 47 | A Theoretical and Experimental Review of SystemC Front-ends | ||
|
Summary: A Theoretical and Experimental Review of SystemC Front-ends Kevin Marquet Matthieu Moy Verimag... . In this paper we focus on the tools (called front-ends) used in the initial stages of processing System... C programs. We describe the challenges in developing SystemC front-ends and present a survey of existing |
|||
|
Source: Moy, Matthieu - Laboratoire VERIMAG, ENSIMAG |
|||
|
Collection: Computer Technologies and Information Sciences |
|||
| 48 | A LOW-POWER GENERIC INTERFACE CIRCUIT FOR CAPACITIVE SENSORS Navid Yazdi, Andrew Mason, Khalil Najafi, and Kensall D. Wise | ||
|
Summary: with the front-end transducers via the sensor interface chips and a nine-line sensor bus as illustrated in Fig. 1... with the front-end devices, a chip enable and data strobe provide handshaking for use with a programmable... is also used as an interrupt from the front- ... |
|||
|
Source: Mason, Andrew - Department of Electrical and Computer Engineering, Michigan State University |
|||
|
Collection: Engineering |
|||
| 49 | Real-Time Speech Recognition Systems Hy Murveit and Mitch Weintraub | ||
|
Summary: front-end on the Berkeley dual TMS320C25 board, and in C. · Implemented corrective training to improve... designed eight special purpose VLSI chips for the HMM board, six chips at U.C. Berkeley for HMM beam search... and viterbi processing, and two chips at SRI for interfacing to the grammar board. · SRI ... |
|||
|
Source: Association for Computational Linguistics (ACL) Anthology |
|||
|
Collection: Computer Technologies and Information Sciences |
|||
| 50 | SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver | ||
|
Summary: SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani... receivers. A 12mW global positioning system (GPS) receiver front-end, comprising a low noise amplifier (LNA... for portable wireless appli- cations. A block diagram of the receiver front-end test is shown in Figure 1 |
|||
|
Source: Lee, Thomas H. - Department of Electrical Engineering, Stanford University |
|||
|
Collection: Engineering |
|||
| 51 | A CMOS Semi-Custom Chip for Mixed Signal Designs | ||
|
Summary: G circuit, commercial VHDL simulation and synthesis tools are used for the front-end. For the back... A CMOS Semi-Custom Chip for Mixed Signal Designs A.J. van Genderen, S.D. Cotofana, G. de Graaf, A... describes a redesign of a Sea-of- Gates chip that was developed at Delft University of Technology more than |
|||
|
Source: Langendoen, Koen - Elektrotechniek, Wiskunde en Informatica, Technische Universiteit Delft |
|||
|
Collection: Engineering ; Computer Technologies and Information Sciences |
|||
| 52 | ])4/b(a[V15VV ijrefinres | ||
|
Summary: resetting modulator with a 10b cyclic ADC and requires no front-end S/H is presented. The architecture uses... a resetting modulator at the front-end for accuracy and a cyclic ADC at the back-end for residual error... to enhance component matching and a front-end S/H [1]. CT ADCs suffer from the requirement of RC time |
|||
|
Source: Flynn, Michael P. - Department of Electrical Engineering and Computer Science, University of Michigan |
|||
|
Collection: Engineering |
|||
| 53 | Design of a Very Low-power, Low-cost 60 GHz Receiver Front-End Implemented | ||
|
Summary: . The block-diagram of the realized receiver front-end is illustrated in Fig. 1. Its off-chip interfaces... Design of a Very Low-power, Low-cost 60 GHz Receiver Front-End Implemented in 65 nm CMOS Technology... , France The research on the design of receiver front-ends for very high data-rate communication in ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 54 | Conference Information 2010 IEEE. Presonal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating | ||
|
Summary: ··········································································································51 #12;2010 ISOCC Chip Design Contest 6.25-Gb/s Optical Receiver Analog Front-End in a 0.13-m CMOS... of the fabricated CMOS optical receiver ... |
|||
|
Source: Choi, Woo-Young - School of Electrical and Electronics Engineering, Yonsei University |
|||
|
Collection: Engineering |
|||
| 55 | SiRFChipsandSoftware SiRFstar ARCHITECTURE | ||
|
Summary: integrated digital section, GRF2i integrated front end and GSW2e software that provides flexible system... integrated chip set configuration and an IP core. The SiRFstar e family consists of the GSP2e highly... Separate internal and external buses On-chip 1Mb EDO DRAM for GPS navigation Instruction cache to ... |
|||
|
Source: Berns, Hans-Gerd - HaGe's homepage, Department of Physics, University of Washington at Seattle |
|||
|
Collection: Physics |
|||
| 56 | A Binary Readout System for Silicon Strip Detectors at the LHC A. Ciocio, T. Collins, J. Emes, C. Haber, I. Kipnis, M. Shapiro, J. Siegrist, H. Spieler | ||
|
Summary: and occupancy are determined by the signal/noise ratio and the threshold match ing. The analog frontend chain... frontend systems operated in the laboratory [1], beam tests [2], and an ongoing exper iment (ZEUS [3... are less than in analog readout schemes because of reduced dynamic range requirements in the front ... |
|||
|
Source: Lawrence Berkeley National Laboratory, ATLAS Silicon Strips |
|||
|
Collection: Fission and Nuclear Technologies |
|||
| 57 | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 54, NO. 1, JANUARY 2007 167 Highly Adaptive Transducer Interface Circuit for | ||
|
Summary: is achieved primarily through the low noise, highly sensitive front-end readout circuits on the UMSI chip... memory. IV. ADAPTIVE ANALOG FRONT-END A. Architecture In the UMSI chip, the analog front-end... to im- plement the overall mixed-signal UMSI chip. Physical ... |
|||
|
Source: Mason, Andrew - Department of Electrical and Computer Engineering, Michigan State University |
|||
|
Collection: Engineering |
|||
| 58 | 1500 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 54, NO. 7, JULY 2007 An Ultra-Low-Power Long Range Battery/Passive | ||
|
Summary: AND SYSTEMS--I: REGULAR PAPERS, VOL. 54, NO. 7, JULY 2007 Fig. 3. RF front-end on the chip with the voltage... distortion in the chip front-end. Thus, the slowing down of the oscillator takes care of pulse... . The RF voltage at the input of the chip is given by (4) Since the ... |
|||
|
Source: Hannaford, Blake - Department of Electrical Engineering, University of Washington at Seattle |
|||
|
Collection: Engineering |
|||
| 59 | 190 2007 IEEE International Solid-State Circuits Conference ISSCC 2007 / SESSION 10 / mm-WAVE TRANSCEIVERS AND BUILDING BLOCKS / 10.2 | ||
|
Summary: the die micrograph of the integrated front- end. The chip area is about 3.8mm2 including pads. On... -WAVE TRANSCEIVERS AND BUILDING BLOCKS / 10.2 10.2 A Highly Integrated 60GHz CMOS Front-End Receiver Sohrab Emami2... integrated 60GHz CMOS receiver front-end consisting of an LNA, a ... |
|||
|
Source: California at Berkeley, University of - Department of Electrical Engineering and Computer Sciences, Berkeley Wireless Research Center |
|||
|
Collection: Engineering |
|||
| 60 | Georgia Institute of Technology Atlanta, GA 30332-250 | ||
|
Summary: ). µµ µ RFICs/MMICs (µ µ /µµ ). RFICs µ µµ chip RF front-end µ µ RF . µ µ µ... silicon CMOS ASICs DSP chips «» µ . RF front-end µ . µ µ µ, RF/IF µµ RF µ... . . RF µ (front-end) µ 4G. µ RF ... |
|||
|
Source: Tentzeris, Manos - School of Electrical and Computer Engineering, Georgia Institute of Technology |
|||
|
Collection: Engineering |
|||
| 61 | IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 5, MAY 2009 1297 Sensitivity and Impedance Measurements | ||
|
Summary: the impedance behavior versus power measured with the network analyzer. RFID chips may have RF front ends... is defined by specific RF front-end realizations which have been well discussed in the existing literature... and Impedance Measurements of UHF RFID Chips Pavel V. Nikitin, Senior ... |
|||
|
Source: Hannaford, Blake - Department of Electrical Engineering, University of Washington at Seattle |
|||
|
Collection: Engineering |
|||
| 62 | Optimum Beamforming for CDMA Systems with Signal-Cancellation Despreading | ||
|
Summary: -cancellation approach If the front-end signal is correlated with the chip sequence obtained by changing the polarity... on processing the correlation matrices of both the front-end received signal and of the signal obtained after... , the quantization precision for the front-end signal is usually very low ... |
|||
|
Source: Blostein, Steven D. - Department of Electrical and Computer Engineering, Queen's University (Kingston) |
|||
|
Collection: Engineering |
|||
| 63 | Paper presented at the 11th workshop on electronics for LHC experiments, Heidelberg, 2005 | ||
|
Summary: , UK Abstract The APV25 is the front end readout chip for the CMS silicon microstrip tracker... and performance FEATURE VALUE/DESCRIPTION/COMMENT front end 128 channels, low noise CR-RC amplifier, 50ns shaping... . Approximately 75,000 chips are required and the ... |
|||
|
Source: Imperial College London, Department of Physics, High Energy Physics Group |
|||
|
Collection: Physics |
|||
| 64 | Galen Sasaki University of Hawaii 1 Detectors | ||
|
Summary: 1 Galen Sasaki University of Hawaii 1 Components · Detectors Photodetectors Front-End... Photodetectors Front-End Amplifiers · Switches · Wavelength Converters Galen Sasaki University of Hawaii 3... Detectors Galen Sasaki University of Hawaii 4 Outline · Detectors Photodetectors Front-End Amplifiers |
|||
|
Source: Sasaki, Galen H. - Department of Electrical Engineering, University of Hawai'i at Manoa |
|||
|
Collection: Computer Technologies and Information Sciences |
|||
| 65 | Eleventh International Conference on Miniaturized Systems for Chemistry and Life Sciences 7 11 October 2007, Paris, FRANCE | ||
|
Summary: microchannel resonator 1. INTRODUCTION The conventional autosampler instrument is a ubiquitous "front end... We present an "autosampler chip," a microfluidic replacement for a conventional autosampler... instrument. By actuating on-chip valves, nanoliter-scale volumes can be routed or pumped between any |
|||
|
Source: Massachusetts Institute of Technology (MIT), Cell Decision Process Center |
|||
|
Collection: Biology and Medicine |
|||
| 66 | A BiCMOS Ultra-Wideband 3.1-10.6GHz Front-End Fred S. Lee and Anantha P. Chandrakasan | ||
|
Summary: . Measured Results To verify the RFIC front-end functionality, measurements on the packaged chip... CMOS Figure 9. Die photo of chip Conclusions A packaged 3.1-10.6GHz UWB RFIC front-end achieves a 2.7x10-3 BER... A BiCMOS Ultra-Wideband 3.1-10.6GHz Front-End Fred S. Lee and Anantha P. ... |
|||
|
Source: Chandrakasan, Anantha - Research Laboratory of Electronics & Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT) |
|||
|
Collection: Engineering |
|||
| 67 | 29th International Cosmic Ray Conference Pune (2005) 00, 101-104 Front End Electronics for Calorimetry in Space | ||
|
Summary: electronics, as described in section 3. Figure 2: Left: The ouput signal of the Front End readout Chip... 29th International Cosmic Ray Conference Pune (2005) 00, 101-104 Front End Electronics... 27-poster A front end read-out electronic system has ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 68 | ABCD3T Chip Specification Version V1.2, July 24, 2000 Project Specification | ||
|
Summary: diagram of the chip is shown in figure 3.1. The main functional blocks are: frontend, input register... and target design specifications for the frontend ASIC to be used in the binary readout architecture... to the channeltochannel matching in the frontend circuit and with respect postradiation ... |
|||
|
Source: California at Santa Cruz, University of - Santa Cruz Institute for Particle Physics (SCIPP) |
|||
|
Collection: Fission and Nuclear Technologies ; Physics |
|||
| 69 | ABCD3T Chip Specification Version V1.2, July 24, 2000 Project Specification | ||
|
Summary: diagram of the chip is shown in figure 3.1. The main functional blocks are: front-end, input register... and target design specifications for the front-end ASIC to be used in the binary readout architecture... to the channel-to-channel matching in the front-end circuit and with respect post-radiation speed ... |
|||
|
Source: California at Santa Cruz, University of - Santa Cruz Institute for Particle Physics (SCIPP) |
|||
|
Collection: Fission and Nuclear Technologies ; Physics |
|||
| 70 | ISQED 2003 Tutorial B2 Layout Practice Impact on | ||
|
Summary: defect yield concerns · Need to understand variation in both FEOL front end of line or device level... Structure Ring Oscillator Device & Interconnect Variants · Variation Test Chip Architecture · Results... Test Chip Architecture · Results Spatial Variation Layout Dependencies · ... |
|||
|
Source: Boning, Duane S. - Microsystems Technology Laboratories & Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT) |
|||
|
Collection: Engineering |
|||
| 71 | Testing specification for the wafer screening of the ABCD3T chip, Version V1.3, 1 December, 2000 Testing specification for the wafer screening | ||
|
Summary: main blocks: x Analogue front-end containing 128 channels of fast transimpedance amplifiers... ://ific.uv.es/~lacasta/WaferScreening/ 3. W. Dabrowski, et al., "Fast Bipolar Front-end for Binary Readout of Silicon Strip Detectors... is fully described in reference [5]. The gain, offset and noise of the front-end can be evaluated |
|||
|
Source: California at Santa Cruz, University of - Santa Cruz Institute for Particle Physics (SCIPP) |
|||
|
Collection: Fission and Nuclear Technologies ; Physics |
|||
| 72 | IEEE SENSORS JOURNAL, VOL. 7, NO. 9, SEPTEMBER 2007 1225 A Mixed-Voltage Sensor Readout Circuit With | ||
|
Summary: interface block connects this chip to a nine- line sensor bus capable of linking several front-end sensor... -stage switched-capacitor (SC) transducer readout chain with a fully differential charge-integrator front end, two... compatible. III. HIGH-VOLTAGE FRONT END ... |
|||
|
Source: Mason, Andrew - Department of Electrical and Computer Engineering, Michigan State University |
|||
|
Collection: Engineering |
|||
| 73 | IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 49, NO. 8, AUGUST 2001 1457 On Chip-Matched Filtering and Discrete Sufficient | ||
|
Summary: (chip-MF) to generate discrete statistics at the receiver front-end (see, e.g., [7][10]), albeit... . On the other hand, sampling the chip-MF at spacing amounts to assuming a front-end band- width... the correlation calculations. This amounts to assuming that the front ... |
|||
|
Source: Veeravalli, Venugopal - Coordinated Science Laboratory & Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign |
|||
|
Collection: Engineering |
|||
| 74 | IEEE Int. Symposium on Circ. and Systems (ISCAS), Bangkok Thailand, May 2003. A Modular Sensor Microsystem Utilizing a Universal Interface Circuit | ||
|
Summary: and compensation, interface to front-end sensors and external systems, and implement system-level power management... protocols are required to support a network of programmable front-end sensors that can upload configuration... -down and automatic reconfiguring of the system at power- up, where changes to sensor front-end are ... |
|||
|
Source: Mason, Andrew - Department of Electrical and Computer Engineering, Michigan State University |
|||
|
Collection: Engineering |
|||
| 75 | Performance Limitations of Passive UHF RFID Systems Pavel V. Nikitin* and K. V. S. Rao | ||
|
Summary: is the distance at which the tag can be detected. Chip sensitivity is primarily determined by RF front end... consisting of an antenna and an integrated circuit chip. The chip receives power from the antenna... used in RFID is amplitude shift keying (ASK) where the ... |
|||
|
Source: Hannaford, Blake - Department of Electrical Engineering, University of Washington at Seattle |
|||
|
Collection: Engineering |
|||
| 76 | Real-Time Software Receiver Tracking of GPS L2 Civilian Signals using a Hardware Simulator | ||
|
Summary: correlator chip. Given a suitable RF front end, new frequencies and new pseudo-random number (PRN) codes can... the ex- isting Zarlink GP2015 chip [9]. This front-end uses three stages of off-chip filtering and one on-chip... . The receiver ... |
|||
|
Source: Psiaki, Mark L. - Sibley School of Mechanical and Aerospace Engineering, Cornell University |
|||
|
Collection: Engineering |
|||
| 77 | ATLAS SCT L1 Trigger Latency Budget Specification V1.00 15-Oct-1999 ATLAS Specification | ||
|
Summary: -detector electronics where it is fanned out and transmitted to the SCT Front-end ICs (Integrated Circuits). The SCT... is at the end of the pipeline of each Front-end IC when the L1A is received at those pipelines. The L1A... via the SCT front-end optical links to all the Front-end ICs. The BOC has the ... |
|||
|
Source: California at Santa Cruz, University of - Santa Cruz Institute for Particle Physics (SCIPP) |
|||
|
Collection: Fission and Nuclear Technologies ; Physics |
|||
| 78 | EUROPEAN COOPERATION IN THE FIELD OF SCIENTIFIC | ||
|
Summary: spectrum access, LTE-Advanced terminals will require an increasing complexity of the front-end part... . To reduce the complexity of the analog front-end, an innovative architecture is introduced based... evaluation study reveals significantly reduced power consumption when implementing the proposed single front-end |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 79 | A lmW Delta-Sigma Modulator for Multichannel Applications | ||
|
Summary: Figure 2. The front end is a number of parallelmultichannel analog modulator chips each of which contains... (N) over- sampled modulators.Theoutput of thismultichannel front end is processed... of (M) analog front ends, The number of modulators ... |
|||
|
Source: Lee, Hae-Seung "Harry" - Microsystems Technology Laboratories & Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT) |
|||
|
Collection: Engineering |
|||
| 80 | Dmocrite@HAL-21Dec2004 Front-end electronics for the ALICE dimuon trigger | ||
|
Summary: of about 4000 chips. Index Terms-- LHC, ALICE, QGP, quarkonia, RPC, streamer, front-end, ASIC. I... technique. The yield of bad chips (less than 6%) is acceptable. The pre-production of front-end boards... DØmocrite@HAL-21Dec2004 Front-end electronics for the ALICE dimuon trigger RPCs ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 81 | ALICE-EN-2003-020 December 2003 | ||
|
Summary: . . . . . . . . . . . . . . . . . . . . . . . . . . 5 3 Front-end chip design 7 3.1 ADULT discrimination technique... simulations . . . . . . . . . . . . . . . . . . . . . . . . 18 4 Front-end boards design 23 4.1 Chip... and conclusions 59 A Strips segmentation 61 B Front-end ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 82 | SPIROC (SiPM Integrated Read-Out Chip): Dedicated very front-end electronics for an ILC prototype hadronic calorimeter with SiPM read-out. | ||
|
Summary: SPIROC (SiPM Integrated Read-Out Chip): Dedicated very front-end electronics for an ILC prototype... chip is a dedicated very front-end electronics for an ILC prototype hadronic calorimeter with Silicon... . The read-out of that detector is ensured by an analogue front-end ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 83 | AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems | ||
|
Summary: , that detects a moving object and learns to classify its #12;trajectories. It has a front end retina, followed... the magnocellular retinal pathway. The front-end of the pixel core (see Fig. 2a) is an active unity-gain logarithmic... AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems ... |
|||
|
Source: Barranco, Bernabe Linares - Instituto de Microelectrónica de Sevilla; Delbruck, Tobi - Institute of Neuroinformatics, Eidgenössische Technische Hochschule Zürich (ETHZ); Liu, Shih-Chii - Institut für Neuroinformatik, Departement Physik, Eidgenössische Technische Hochschule Zürich (ETHZ) |
|||
|
Collection: Biotechnology ; Computer Technologies and Information Sciences ; Engineering |
|||
| 84 | ATLAS Binary Readout IC (ABC) Specification V5.01 21-Jul-1999 Project Specification | ||
|
Summary: front-end readout architecture is based on amplifier/discriminator and CMOS pipeline chips. In one... , "DORIC. A Front End Clock and L1 Distribution Chip". 6) Kanex Shankar, Nikhil Kundu et al., "Digital Read... will be included on the chip to enable the thresholds ... |
|||
|
Source: California at Santa Cruz, University of - Santa Cruz Institute for Particle Physics (SCIPP) |
|||
|
Collection: Fission and Nuclear Technologies ; Physics |
|||
| 85 | IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 53, NO. 5, OCTOBER 2006 3021 New Readout Electronics for 3-D Position Sensitive | ||
|
Summary: _UM/TAT4 system. One VAS_UM/TAT4 chip is mounted on a front-end board (cf. Fig. 4) that can be connected... within each chip (each of the six block represents an ASIC front-end board plugged in the motherboard... front-end board. Each detector has an array of 11 by 11 pixel anodes ... |
|||
|
Source: He, Zhong - Radiation Measurements Group, Department of Nuclear Engineering and Radiological Sciences, University of Michigan |
|||
|
Collection: Engineering ; Fission and Nuclear Technologies |
|||
| 86 | Extraction of Variation Sources Due to Layout Practices | ||
|
Summary: types: Front End Of the Line (FEOL) and Back End Of the Line (BEOL) structures. FEOL structures... this is the focus of this chapter. In Section 2.1, we consider front-end-of-line or transistor oriented test... oscillator structures developed in this project tests front-end-of-line (FEOL) variations. The ... |
|||
|
Source: Boning, Duane S. - Microsystems Technology Laboratories & Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT) |
|||
|
Collection: Engineering |
|||
| 87 | SCIPP 98 06 March 5, 1998 | ||
|
Summary: SCIPP 98 06 March 5, 1998 Irradiation Test of a GLAST Front-end Electronics GTFE32 Chip M. Hirayama... 32 chip are presented. A front-end readout electronics GTFE32" Glast Tracker Front-end Electron- ics... microstrip detectors with front-end readout electronics. ... |
|||
|
Source: Belanger, David P. - Physics Department, University of California at Santa Cruz |
|||
|
Collection: Physics |
|||
| 88 | ATLAS Binary Readout IC (ABC) Specification V5.01 21Jul1999 Project Specification | ||
|
Summary: will be included on the chip to enable the thresholds of the comparators, the calibration amplitude and the frontend... . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.1. ATLAS BINARY FRONT ... |
|||
|
Source: California at Santa Cruz, University of - Santa Cruz Institute for Particle Physics (SCIPP) |
|||
|
Collection: Fission and Nuclear Technologies ; Physics |
|||
| 89 | Engineering Research Center for Wireless Integrated MicroSystems Associated Grants and Contracts | ||
|
Summary: at a theoretical level and work will be done on a digital front end and transmitter chip to complement the analog... ends. The initial architecture is a 15-channel analog front end and analog multiplexer feeding a VCO... in the transmitter and computer-based ... |
|||
|
Source: Najafi, Khalil - Department of Electrical Engineering and Computer Science, University of Michigan |
|||
|
Collection: Engineering |
|||
| 90 | BABAR Note 299 July 3, 1996 | ||
|
Summary: -Density Interconnect HDI, the front-end chips, external components mounted on the HDI and the cable or tail connecting... circuits which bring the signals to the front-end chips. The hybrid of the detector module is mechanically... is a thick- lm ceramic circuit fabricated from aluminum nitride AlN , 1.2 mm ... |
|||
|
Source: Stanford Linear Accelerator Center (SLAC), BABAR Publications |
|||
|
Collection: Physics |
|||
| 91 | Invited to the Session: "RF Packaging / Interconnects / Signal Integrity" organized by Dr. Schutt-Aine in PIERS 2000, Boston, MA | ||
|
Summary: applications such as receiver front ends, wirebonds can exhibit appreciable parasitics. In the microwave regime... design. Most interconnections are commonly formed in one of three technologies: wirebond, ip-chip or tape... and the positioning of the wirebonds. Flip-chip packaging is an alternative RF ... |
|||
|
Source: Tentzeris, Manos - School of Electrical and Computer Engineering, Georgia Institute of Technology |
|||
|
Collection: Engineering |
|||
| 92 | A Real-Time Feedback Controlled Hearing Aid Chip with Reference Ear Model | ||
|
Summary: ] Sunyoung Kim, et. al., "An Energy-Efficient Analog Front-End Circuit for a Sub-1-V Digital Hearing Aid Chip... ., "An Energy-Efficient Analog Front-End Circuit for a Sub-1V Digital Hearing Aid Chip," Symposum on VLSI... A Real-Time Feedback Controlled Hearing Aid Chip with Reference Ear ... |
|||
|
Source: Yoo, Hoi-Jun - Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology |
|||
|
Collection: Engineering ; Computer Technologies and Information Sciences |
|||
| 93 | AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems | ||
|
Summary: , that detects a moving object and learns to classify its #12;trajectories. It has a front end retina, followed... the magnocellular retinal pathway. The front-end of the pixel core (see Fig. 2a) is an active unity-gain logarithmic... AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems ... |
|||
|
Source: Häfliger, Philipp - Institutt for Informatikk, Universitetet i Oslo |
|||
|
Collection: Computer Technologies and Information Sciences ; Biology and Medicine |
|||
| 94 | HighPerformance SpecialPurpose Computers in Science | ||
|
Summary: as a frontend. Such a single board will thus provide a speedup of well over a factor 1; 000 for a price... is the now widespread avail ability of programmable chips that allow virtually every computational... already, since it had become possible to integrate such circuits into a single cus tom chip. However |
|||
|
Source: Makino, Jun - Center for Computational Astrophysics, National Astronomical Observatory of Japan |
|||
|
Collection: Physics |
|||
| 95 | SPIROC (SiPM Integrated Read-Out Chip): Dedicated very front-end electronics for an ILC prototype hadronic calorimeter with SiPM read-out. | ||
|
Summary: SPIROC (SiPM Integrated Read-Out Chip): Dedicated very front-end electronics for an ILC prototype... @lal.in2p3.fr Abstract The SPIROC chip is a dedicated very front-end electronics for an ILC prototype... of that new front-end chip will be presented. I. SECOND ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 96 | Conclusions and outlook 6.1 Conclusions | ||
|
Summary: for imaging, (ii) chips with charge integration and (iii) chips with pulse shaping front-ends. The imaging... integrating front-end chips In charge integrating chips the charge liberated by the traversing particle... of an integrating front-end ... |
|||
|
Source: Groningen, Rijksuniversiteit - Centre for Ecological and Evolutionary Studies, Department of Marine Benthic Ecology and Evolution, |
|||
|
Collection: Biology and Medicine ; Environmental Sciences and Ecology |
|||
| 97 | C. T.-C. Nguyen, "Transceiver front-end architectures using high-Q micromechanical resonators (invited)," Pro-ceedings, IEEE European MIDAS Workshop, University of Surrey, United Kingdom, July 17-18, 2000. | ||
|
Summary: C. T.-C. Nguyen, "Transceiver front-end architectures using high-Q micromechanical resonators... -18, 2000. Transceiver Front-End Architectures Using High-Q Micromechanical Resonators Clark T.-C. Nguyen... -system performance. #12;1 C. T.-C. Nguyen Univ. of Michigan MEMS for Wireless Communications Transceiver Front-End |
|||
|
Source: Nguyen, Clark T.-C. - Department of Electrical Engineering and Computer Sciences, University of California at Berkeley |
|||
|
Collection: Engineering |
|||
| 98 | 9-11 April 2008 EDA Publishing/DTIP 2008 ISBN: 978-2-35500-006-5 | ||
|
Summary: performance at the smallest form factor for 3D architectures. Fraunhofer IZM has developed a post front-end 3D... , there are two mainstreams to realize TSVs. One is the implementation into the front-end CMOS process... and the second is a post front end process (via first/via last) process. Both scenarios ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 99 | Front-End electronics for Future Linear Collider | ||
|
Summary: FLCPHY3 front-end chip 18 channels per chip 13 bit dynamic range 2 calibration switches chips 6... - 200 ns peaking time - high linearity Front-end electronics synoptic FLCPHY3 chip FLCPHY3 · BiCMOS 0... Front-End electronics for Future Linear ... |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||
| 100 | Direct Conversion Pulsed UWB Transceiver Architecture Ral Blzquez, Fred Lee, David Wentzloff, Brian Ginsburg, | ||
|
Summary: the duration of the preamble to a value comparable with current wireless systems (~20 µs). The RF Front-end... . The impulse responses of both the antenna and the RF front-end add to that of the channel. Since the receiver... will only be able to deal with a maximum channel impulse response set by design, the RF front-end must |
|||
|
Source: Ecole Polytechnique, Centre de mathématiques |
|||
|
Collection: Mathematics |
|||