Advanced digital processor technology base development for Navy applications: the S-1 project
Technical Report
·
OSTI ID:5106404
The design of a state-of-the-art, high-performance data processor is presented. A general description of the S-1 multiprocessor architecture and an overview of the organization of a specific S-1 multiprocessor configuration are given first. Then processor architecture is described in detail, including caches, virtual memory, memory access modes, status, I/O, and instruction set definition. The S-1 design system (SCALD) used to design and implement both single- and multiprocessor configuration is then discussed. Finally, the detailed design and hardware implementation of the first prototype S-1 processor are presented. 388 figures. (RWR)
- Research Organization:
- California Univ., Livermore (USA). Lawrence Livermore Lab.
- DOE Contract Number:
- W-7405-ENG-48
- OSTI ID:
- 5106404
- Report Number(s):
- UCID-17705
- Country of Publication:
- United States
- Language:
- English
Similar Records
Preliminary design of an advanced programmable digital filter network for large passive acoustic ASW systems. [Parallel processor]
S-1 Project: developing high-performance digital computers. [Multiprocessor with ten times power of Cray-1]
MULTI-CORE AND OPTICAL PROCESSOR RELATED APPLICATIONS RESEARCH AT OAK RIDGE NATIONAL LABORATORY
Technical Report
·
Thu Sep 30 00:00:00 EDT 1976
·
OSTI ID:5106404
S-1 Project: developing high-performance digital computers. [Multiprocessor with ten times power of Cray-1]
Conference
·
Tue Dec 11 00:00:00 EST 1979
·
OSTI ID:5106404
MULTI-CORE AND OPTICAL PROCESSOR RELATED APPLICATIONS RESEARCH AT OAK RIDGE NATIONAL LABORATORY
Conference
·
Tue Jan 01 00:00:00 EST 2008
·
OSTI ID:5106404
+1 more