ON THE DESIGN OF A VERY HIGH-SPEED COMPUTER. Report No. 80
The feasibility of constrncting a digital computer about one hundrnd times faster than present computers, such as ILLIAC, using transistonized circuits and other presently avnilable components and techniques is reported. The results of two design studies are discussed. One involves a minimum of buffer storage in the form of transistor registers, and the other involves a moderrts ammount of buffer storage in the form of a small-capacity, high-speed, random-access buffer memory. Tbe former design is emphasized because its equipment requiremente can be presentiy met. Two controls are used, arithmetic control and advanced control, as well as buffer storage for instructions and operands, and by such meaan various units of the computer are kept in simultaneous operation. The relative speed of the proposed computer compared to that of existing machines depends upon the problem. For problemas dominated by arithmetic operations, it is estimated that the proposed computer will be 100 to 200 times faster than computers such as ILLLAC. For problem dominated by logical and combinatorial operations, the gain in speed will be at least 50times. The computer has a random-access word-arraagement memory of 8192 words of 52 units each with an access time of 1.5 mu sec. The arithmetic unit is designed so that the digite of a multiplier are sensed and acted upon in such a way that the ase of the adder is reduced. Also, ''carry registers'' are used in this unit, and carriers are assimilated only wben neocssary. The computer wiil have an average multiplication time between 3.5 and 4 mu sec, addition times of 0.3 mu sec, and division times of7 to 20 mu sec. The computer, aside from- input-outpat facilities, will contain approximately 15,400 transistors, 34,000 diodes. and 12,000 resistors. The basic circuits built Lfom these transistors have operation times of 5 to40 x 10/sup -9/ sec, depending upon the circuit. (auth)
- Research Organization:
- Illinois. Univ., Urbana. Digital Computer Lab.
- DOE Contract Number:
- AT(11-1)-415
- NSA Number:
- NSA-12-014109
- OSTI ID:
- 4311370
- Report Number(s):
- AECU-3635(2nd Ed.)
- Resource Relation:
- Other Information: Second Edition (Revised in Part - Apr. 1958. Orig. Receipt Date: 31-DEC-58
- Country of Publication:
- United States
- Language:
- English
Similar Records
SUMMARY TECHNICAL PROGRESS REPORT
An efficient and portable SIMD algorithm for charge/current deposition in Particle-In-Cell codes