Low latency, high bandwidth data communications between compute nodes in a parallel computer

Blocksome, Michael A

Advanced Search OptionsAdvanced Search queries use a traditional Term Search. For more info, see our FAQ.

All Fields:

Patent Title:

Abstract:

Assignee:

Inventor(s):

Patent Number:

Patent Classification (CPC):

All Classifications
A - human necessities
A01 - agriculture
A21 - baking
A22 - butchering
A23 - foods or foodstuffs
A24 - tobacco
A41 - wearing apparel
A42 - headwear
A43 - footwear
A44 - haberdashery
A45 - hand or travelling articles
A46 - brushware
A47 - furniture
A61 - medical or veterinary science
A62 - life-saving
A63 - sports
A99 - subject matter not otherwise provided for in this section
B - performing operations
B01 - physical or chemical processes or apparatus in general
B02 - crushing, pulverising, or disintegrating
B03 - separation of solid materials using liquids or using pneumatic tables or jigs
B04 - centrifugal apparatus or machines for carrying-out physical or chemical processes
B05 - spraying or atomising in general
B06 - generating or transmitting mechanical vibrations in general
B07 - separating solids from solids
B08 - cleaning
B09 - disposal of solid waste
B21 - mechanical metal-working without essentially removing material
B22 - casting
B23 - machine tools
B24 - grinding
B25 - hand tools
B26 - hand cutting tools
B27 - working or preserving wood or similar material
B28 - working cement, clay, or stone
B29 - working of plastics
B30 - presses
B31 - making articles of paper, cardboard or material worked in a manner analogous to paper
B32 - layered products
B33 - additive manufacturing technology
B41 - printing
B42 - bookbinding
B43 - writing or drawing implements
B44 - decorative arts
B60 - vehicles in general
B61 - railways
B62 - land vehicles for travelling otherwise than on rails
B63 - ships or other waterborne vessels
B64 - aircraft
B65 - conveying
B66 - hoisting
B67 - opening, closing {or cleaning} bottles, jars or similar containers
B68 - saddlery
B81 - microstructural technology
B82 - nanotechnology
B99 - subject matter not otherwise provided for in this section
C - chemistry
C01 - inorganic chemistry
C02 - treatment of water, waste water, sewage, or sludge
C03 - glass
C04 - cements
C05 - fertilisers
C06 - explosives
C07 - organic chemistry
C08 - organic macromolecular compounds
C09 - dyes
C10 - petroleum, gas or coke industries
C11 - animal or vegetable oils, fats, fatty substances or waxes
C12 - biochemistry
C13 - sugar industry
C14 - skins
C21 - metallurgy of iron
C22 - metallurgy
C23 - coating metallic material
C25 - electrolytic or electrophoretic processes
C30 - crystal growth
C40 - combinatorial technology
C99 - subject matter not otherwise provided for in this section
D - textiles
D01 - natural or man-made threads or fibres
D02 - yarns
D03 - weaving
D04 - braiding
D05 - sewing
D06 - treatment of textiles or the like
D07 - ropes
D10 - indexing scheme associated with sublasses of section d, relating to textiles
D21 - paper-making
D99 - subject matter not otherwise provided for in this section
E - fixed constructions
E01 - construction of roads, railways, or bridges
E02 - hydraulic engineering
E03 - water supply
E04 - building
E05 - locks
E06 - doors, windows, shutters, or roller blinds in general
E21 - earth drilling
E99 - subject matter not otherwise provided for in this section
F - mechanical engineering
F01 - machines or engines in general
F02 - combustion engines
F03 - machines or engines for liquids
F04 - positive - displacement machines for liquids
F05 - indexing schemes relating to engines or pumps in various subclasses of classes f01-f04
F15 - fluid-pressure actuators
F16 - engineering elements and units
F17 - storing or distributing gases or liquids
F21 - lighting
F22 - steam generation
F23 - combustion apparatus
F24 - heating
F25 - refrigeration or cooling
F26 - drying
F27 - furnaces
F28 - heat exchange in general
F41 - weapons
F42 - ammunition
F99 - subject matter not otherwise provided for in this section
G - physics
G01 - measuring
G02 - optics
G03 - photography
G04 - horology
G05 - controlling
G06 - computing
G07 - checking-devices
G08 - signalling
G09 - education
G10 - musical instruments
G11 - information storage
G12 - instrument details
G16 - information and communication technology [ict] specially adapted for specific application fields
G21 - nuclear physics
G99 - subject matter not otherwise provided for in this section
H - electricity
H01 - basic electric elements
H02 - generation
H03 - basic electronic circuitry
H04 - electric communication technique
H05 - electric techniques not otherwise provided for
H99 - subject matter not otherwise provided for in this section
Y - new / cross sectional technologies
Y02 - technologies or applications for mitigation or adaptation against climate change
Y04 - information or communication technologies having an impact on other technology areas
Y10 - technical subjects covered by former uspc

More Options ...

Title: Low latency, high bandwidth data communications between compute nodes in a parallel computer

Abstract

Methods, systems, and products are disclosed for data transfers between nodes in a parallel computer that include: receiving, by an origin DMA on an origin node, a buffer identifier for a buffer containing data for transfer to a target node; sending, by the origin DMA to the target node, a RTS message; transferring, by the origin DMA, a data portion to the target node using a memory FIFO operation that specifies one end of the buffer from which to begin transferring the data; receiving, by the origin DMA, an acknowledgement of the RTS message from the target node; and transferring, by the origin DMA in response to receiving the acknowledgement, any remaining data portion to the target node using a direct put operation that specifies the other end of the buffer from which to begin transferring the data, including initiating the direct put operation without invoking an origin processing core.

Inventors:: Blocksome, Michael A

Issue Date:: Tue Apr 01 00:00:00 EDT 2014

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1129091

Patent Number(s):: 8694595

Application Number:: 13/671,055

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F13/36 - for access to common bus or bus system
G06F9/546 - {Message passing systems or structures, e.g. queues}

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Resource Relation:: Patent File Date: 2012 Nov 07

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Blocksome, Michael A. Low latency, high bandwidth data communications between compute nodes in a parallel computer.  United States: N. p., 2014. 
        Web.

Copy to clipboard


                    Blocksome, Michael A. Low latency, high bandwidth data communications between compute nodes in a parallel computer.  United States.

Copy to clipboard


                    Blocksome, Michael A. Tue .  
        "Low latency, high bandwidth data communications between compute nodes in a parallel computer".  United States.  https://www.osti.gov/servlets/purl/1129091.

Copy to clipboard


                    
@article{osti_1129091,

  title        = {Low latency, high bandwidth data communications between compute nodes in a parallel computer},

  author       = {Blocksome, Michael A},

  abstractNote = {Methods, systems, and products are disclosed for data transfers between nodes in a parallel computer that include: receiving, by an origin DMA on an origin node, a buffer identifier for a buffer containing data for transfer to a target node; sending, by the origin DMA to the target node, a RTS message; transferring, by the origin DMA, a data portion to the target node using a memory FIFO operation that specifies one end of the buffer from which to begin transferring the data; receiving, by the origin DMA, an acknowledgement of the RTS message from the target node; and transferring, by the origin DMA in response to receiving the acknowledgement, any remaining data portion to the target node using a direct put operation that specifies the other end of the buffer from which to begin transferring the data, including initiating the direct put operation without invoking an origin processing core.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {Tue Apr 01 00:00:00 EDT 2014},

  month        = {Tue Apr 01 00:00:00 EDT 2014}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

I/O control system using buffer full/empty and zero words signals to control DMA read/write commands
patent, June 1990

Sera, Akihiro; Goukon, Kazuhiko; Shibata, Yuji
US Patent Document 4,933,840
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/4933840

Congestion free packet network
patent, September 1991

Golestani, S. Jamaloddin
US Patent Document 5,050,162
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5050162

Bulk-synchronous parallel computer
patent, January 1992

Valiant, Leslie G.
US Patent Document 5,083,265
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5083265

Message passing system for distributed shared memory multiprocessor system and message passing method using the same
patent, April 1997

Yamada, Shigeki; Maruyama, Katsumi; Kubota, Minoru
US Patent Document 5,617,537
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5617537

Static routing system
patent, October 1997

Hashimoto, Akira; Tamiya, Hirokazu
US Patent Document 5,680,116
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5680116

Barrier and eureka synchronization architecture for multiprocessors
patent, February 1998

Kessler, Richard E.; Oberlin, Steven M.; Thorson, Gregory Michael
US Patent Document 5,721,921
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5721921

Parallel process scheduling method in a parallel computer and a processing apparatus for a parallel computer
patent, July 1998

Ueno, Haruhiko
US Patent Document 5,781,775
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5781775

Message-passing multiprocessor system
patent, August 1998

Moh, Sang Man; Shin, Sang Seok; Yoon, Suk Han
US Patent Document 5,790,530
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5790530

Parallel computer system with communications network for selecting computer nodes for barrier synchronization
patent, July 1999

Horie, Takeshi; Nagatsuka, Masaaki; Kobayashi, Kenichi
US Patent Document 5,928,351
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5928351

Multi-tasking adapter for parallel network applications
patent, June 2000

Feeney, James William; Olnowich, Howard Thomas; Wilhelm, Jr., George William
US Patent Document 6,072,781
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6072781

Seralized race-free virtual barrier network
patent, July 2000

Thorson, Greg; Passint, Randal S.; Scott, Steven L.
US Patent Document 6,085,303
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6085303

I/O protocol for highly configurable multi-node processing system
patent, August 2000

Muller, P. Keith; Chow, Kit M.
US Patent Document 6,105,122
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6105122

Apparatus and method for responding to a interruption of a packet flow to a high level data link controller in a signal processing system
patent, May 2006

Iyer, Ramesh; Nguyen, Henry; Smith, Patrick J.
US Patent Document 7,054,958
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7054958

Tables with direct memory access descriptor lists for distributed direct memory access
patent, December 2006

Ganapathy, Kumar; Kanapathippillai, Ruban; Shah, Saurin
US Patent Document 7,155,541
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7155541

Chaining direct memory access data transfer operations for compute nodes in a parallel computer
patent, September 2010

Archer, Charles J.; Blocksome, Michael A.
US Patent Document 7,805,546
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7805546