Performance monitoring for new phase dynamic optimization of instruction dispatch cluster configuration
Abstract
In a processor having multiple clusters which operate in parallel, the number of clusters in use can be varied dynamically. At the start of each program phase, the configuration option for an interval is run to determine the optimal configuration, which is used until the next phase change is detected. The optimum instruction interval is determined by starting with a minimum interval and doubling it until a low stability factor is reached.
- Inventors:
-
- Sandy, UT
- Rochester, NY
- Ithaca, NY
- Issue Date:
- Research Org.:
- Univ. of Rochester, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1034620
- Patent Number(s):
- 8103856
- Application Number:
- 12/352,493
- Assignee:
- University of Rochester (Rochester, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- University of Rochester (Rochester, NY)
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2009 Jan 12
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Balasubramonian, Rajeev, Dwarkadas, Sandhya, and Albonesi, David. Performance monitoring for new phase dynamic optimization of instruction dispatch cluster configuration. United States: N. p., 2012.
Web.
Balasubramonian, Rajeev, Dwarkadas, Sandhya, & Albonesi, David. Performance monitoring for new phase dynamic optimization of instruction dispatch cluster configuration. United States.
Balasubramonian, Rajeev, Dwarkadas, Sandhya, and Albonesi, David. Tue .
"Performance monitoring for new phase dynamic optimization of instruction dispatch cluster configuration". United States. https://www.osti.gov/servlets/purl/1034620.
@article{osti_1034620,
title = {Performance monitoring for new phase dynamic optimization of instruction dispatch cluster configuration},
author = {Balasubramonian, Rajeev and Dwarkadas, Sandhya and Albonesi, David},
abstractNote = {In a processor having multiple clusters which operate in parallel, the number of clusters in use can be varied dynamically. At the start of each program phase, the configuration option for an interval is run to determine the optimal configuration, which is used until the next phase change is detected. The optimum instruction interval is determined by starting with a minimum interval and doubling it until a low stability factor is reached.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jan 24 00:00:00 EST 2012},
month = {Tue Jan 24 00:00:00 EST 2012}
}
Works referenced in this record:
The multiflow trace scheduling compiler
journal, May 1993
- Lowney, P. Geoffrey; Freudenberger, Stefan M.; Karzes, Thomas J.
- The Journal of Supercomputing, Vol. 7, Issue 1-2
Dynamic Code Partitioning for Clustered Architectures
journal, February 2001
- Canal, Ramon; Parcerisa, Joan-Manuel; Gonzalez, Antonio
- International Journal of Parallel Programming, Vol. 29, Issue 1, p. 59-79
MediaBench: a tool for evaluating and synthesizing multimedia and communications systems
conference, December 1997
- Lee, Chunho; Potkonjak, M.; Mangione-Smith, W. H.
- Proceedings of 30th Annual International Symposium on Microarchitecture
Multiscalar processors
conference, January 1995
- Sohi, Gurindar S.; Breach, Scott E.; Vijaykumar, T. N.
- Proceedings of the 22nd annual international symposium on Computer architecture - ISCA '95
Decoupling local variable accesses in a wide-issue superscalar processor
journal, May 1999
- Cho, Sangyeun; Yew, Pen-Chung; Lee, Gyungho
- ACM SIGARCH Computer Architecture News, Vol. 27, Issue 2
Clock rate versus IPC: the end of the road for conventional microarchitectures
journal, May 2000
- Agarwal, Vikas; Hrishikesh, M. S.; Keckler, Stephen W.
- ACM SIGARCH Computer Architecture News, Vol. 28, Issue 2
The SimpleScalar tool set, version 2.0
journal, June 1997
- Burger, Doug; Austin, Todd M.
- ACM SIGARCH Computer Architecture News, Vol. 25, Issue 3
Focusing processor policies via critical-path prediction
conference, January 2001
- Fields, Brian; Rubin, Shai; BodÃk, Rastislav
- Proceedings of the 28th annual international symposium on Computer architecture - ISCA '01
Speculation techniques for improving load related instruction scheduling
journal, May 1999
- Yoaz, Adi; Erez, Mattan; Ronen, Ronny
- ACM SIGARCH Computer Architecture News, Vol. 27, Issue 2
Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures
conference, January 2000
- Balasubramonian, Rajeev; Albonesi, David; Buyuktosunoglu, Alper
- Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture - MICRO 33
Efficient interconnects for clustered microarchitectures
conference, January 2002
- Parcerisa, J. -M.; Sahuquillo, J.; Gonzalez, A.
- 2002 International Conference on Parallel Architectures and Compilation Techniques. PACT 2002, Proceedings.International Conference on Parallel Architectures and Compilation Techniques
Inherently lower-power high-performance superscalar architectures
journal, March 2001
- Zyuban, V. V.; Kogge, P. M.
- IEEE Transactions on Computers, Vol. 50, Issue 3
An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches
conference, January 2001
- Yang, S.; Powell, M. D.; Falsafi, B.
- HPCA-7 - 7th IEEE Symposium on High Performance Computer Architecture, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture
An Adaptive Issue Queue for Reduced Power at High Performance
book, January 2001
- Buyuktosunoglu, Alper; Schuster, Stanley; Brooks, David
- Power-Aware Computer Systems
An empirical study of decentralized ILP execution models
journal, November 1998
- Ranganathan, Narayan; Franklin, Manoj
- ACM SIGPLAN Notices, Vol. 33, Issue 11
An empirical study of the scalability aspects of instruction distribution algorithms for clustered processors
conference, January 2001
- Aggarwal, A.; Franklin, M.
- 2001 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS.
Processor coupling: integrating compile time and runtime scheduling for parallelism
conference, January 1992
- Keckler, Stephem W.; Dally, William J.
- Proceedings of the 19th annual international symposium on Computer architecture - ISCA '92
Dynamically managing the communication-parallelism trade-off in future clustered processors
conference, January 2003
- Balasubramonian, Rajeev; Dwarkadas, Sandhya; Albonesi, David H.
- Proceedings of the 30th annual international symposium on Computer architecture - ISCA '03
Partitioned register files for VLIWs: a preliminary analysis of tradeoffs
journal, December 1992
- Capitanio, Andrea; Dutt, Nikil; Nicolau, Alexandru
- ACM SIGMICRO Newsletter, Vol. 23, Issue 1-2
Simultaneous multithreading: maximizing on-chip parallelism
journal, May 1995
- Tullsen, Dean M.; Eggers, Susan J.; Levy, Henry M.
- ACM SIGARCH Computer Architecture News, Vol. 23, Issue 2
Dynamic cluster assignment mechanisms
conference, January 1999
- Canal, R.; Parcerisa, J. M.; Gonzalez, A.
- HPCA: 6th International Symposium on High-Performance Computer Architecutre, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550)
A framework for dynamic energy efficiency and temperature management
conference, January 2000
- Huang, Michael; Renau, Jose; Yoo, Seung-Moon
- Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture - MICRO 33
Power and energy reduction via pipeline balancing
conference, January 2001
- Bahar, R. Iris; Manne, Srilatha
- Proceedings of the 28th annual international symposium on Computer architecture - ISCA '01
A design space evaluation of grid processor architectures
conference, January 2001
- Nagarajan, R.; Sankaralingam, K.; Burger, D.
- Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture. MICRO-34
Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources
conference, January 2001
- Ponomarev, D.; Kucuk, G.; Ghose, K.
- Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture. MICRO-34
A dynamic multithreading processor
conference, January 1998
- Akkary, H.; Driscoll, M. A.
- Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture
Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors
conference, January 2000
- Baniasadi, Amirali; Moshovos, Andreas
- Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture - MICRO 33
Will physical scalability sabotage performance gains?
journal, January 1997
- Matzke, D.
- Computer, Vol. 30, Issue 9
Dynamic prediction of critical path instructions
conference, January 2001
- Tune, E.; Liang, Dongning; Tullsen, D. M.
- Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture
Dynamic IPC/clock rate optimization
journal, June 1998
- Albonesi, David H.
- ACM SIGARCH Computer Architecture News, Vol. 26, Issue 3
Managing multi-configuration hardware via dynamic working set analysis
journal, May 2002
- Dhodapkar, Ashutosh S.; Smith, James E.
- ACM SIGARCH Computer Architecture News, Vol. 30, Issue 2
The multicluster architecture: reducing cycle time through partitioning
conference, January 1997
- Farkas, K. I.; Chow, P.; Jouppi, N. P.
- Proceedings of 30th Annual International Symposium on Microarchitecture
Positional adaptation of processors: application to energy reduction
conference, January 2003
- Huang, Michael C.; Renau, Jose; Torrellas, Josep
- Proceedings of the 30th annual international symposium on Computer architecture - ISCA '03
Complexity-effective superscalar processors
conference, January 1997
- Palacharla, Subbarao; Jouppi, Norman P.; Smith, J. E.
- Proceedings of the 24th annual international symposium on Computer architecture - ISCA '97
Access region locality for high-bandwidth processor memory system design
conference, November 1999
- Cho, Sangyeun; Yew, Pen-Chung; Lee, Gyungho
- MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture