skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Designing a high performance bus for a multiprocessor system

Conference ·
OSTI ID:5000258

The 432 architecture as implemented in the 432 VLSI components presents a new challenge to the system designer familiar with conventional microprocessors. Improved system performance is achieved through a transparent multiprocessing capability in silicon, such that adding an additional processor can achieve an increment of one in processing power. The 432 designer is faced with a different range of tradeoffs to achieve his goals. Processor and memory extensibility allow tailoring a basic system to meet a range of performance goals without changing software. The system architecture presented demonstrates that a ten-fold increase in performance can be obtained without degrading single processor performance.

OSTI ID:
5000258
Resource Relation:
Conference: Sponsored by IEEE, Phoenix, AZ, USA, 9 May 1982
Country of Publication:
United States
Language:
English

Similar Records

Transparent multiprocessing boosts MUC throughput
Journal Article · Thu Apr 15 00:00:00 EST 1982 · Electron. Des.; (United States) · OSTI ID:5000258

Firefly: A multiprocessor workstation
Journal Article · Mon Aug 01 00:00:00 EDT 1988 · IEEE Trans. Comput.; (United States) · OSTI ID:5000258

Solutions and debugging for data consistency in multiprocessors with noncoherent caches
Journal Article · Wed Feb 01 00:00:00 EST 1995 · International Journal of Parallel Programming · OSTI ID:5000258