skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Efficient Synthesis of Graph Methods: a Dynamically Scheduled Architecture

Conference ·

RDF databases naturally map to a graph representation and employ languages, such as SPARQL, that implements queries as graph pattern matching routines. Graph methods exhibit an irregular behavior: they present unpredictable, fine-grained data accesses, and are synchronization inten- sive. Graph data structures expose large amounts of dy- namic parallelism, but are difficult to partition without gen- erating load unbalance. In this paper, we present a novel ar- chitecture to improve the synthesis of graph methods. Our design addresses the issues of these algorithms with two com- ponents: a Dynamic Task Scheduler (DTS), which reduces load unbalance and maximize resource utilization, and a Hi- erarchical Memory Interface controller (HMI), which pro- vides support for concurrent memory operations on multi- ported/multi-banked shared memories. We evaluate our ap- proach by generating the accelerators for a set of SPARQL queries from the Lehigh University Benchmark (LUBM). We first analyze the load unbalance of these queries, showing that execution time among tasks can differ even of order of magnitudes. We then synthesize the queries and com- pare the performance of the resulting accelerators against the current state of the art. Experimental results show that our solution provides a speedup over the serial implementa- tion close to the theoretical maximum and a speedup up to 3.45 over a baseline parallel implementation. We conclude our study by exploring the design space to achieve maximum memory channels utilization. The best design used at least three of the four memory channels for more than 90% of the execution time.

Research Organization:
Pacific Northwest National Lab. (PNNL), Richland, WA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC05-76RL01830
OSTI ID:
1440701
Report Number(s):
PNNL-SA-119594; 453040300
Resource Relation:
Conference: Proceedings of the 35th International Conference on Computer-Aided Design (ICCAD 2016), November 7-10, 2016, Austin, Texas, Article No. 128
Country of Publication:
United States
Language:
English

References (13)

An architecture for exploiting coarse-grain parallelism on FPGAs conference December 2009
A Reconfigurable Computing Approach for Efficient and Scalable Parallel Graph Exploration
  • Betkaoui, Brahim; Wang, Yu; Thomas, David B.
  • 2012 IEEE 23rd International Conference on Application-specific Systems, Architectures and Processors (ASAP) https://doi.org/10.1109/ASAP.2012.30
conference July 2012
Generating hardware from OpenMP programs conference December 2006
Trinity: a distributed graph engine on a memory cloud conference January 2013
An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems
  • Castellana, Vito Giovanni; Tumeo, Antonino; Ferrandi, Fabrizio
  • Design Automation and Test in Europe, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014 https://doi.org/10.7873/DATE2014.192
conference January 2014
Efficient and Scalable OpenMP-based System-level Design
  • Cilardo, Alessandro; Gallo, Luca; Mazzeo, Antonino
  • Design Automation and Test in Europe, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013 https://doi.org/10.7873/DATE.2013.206
conference January 2013
A multilevel computing architecture for embedded multimedia applications journal May 2004
Irregular Applications: From Architectures to Algorithms [Guest editors' introduction] journal August 2015
An automated flow for the High Level Synthesis of coarse grained parallel applications conference December 2013
In-Memory Graph Databases for Web-Scale Data journal March 2015
ElasticFlow: A complexity-effective approach for pipelining irregular loop nests conference November 2015
High level synthesis of RDF queries for graph analytics conference November 2015
From software threads to parallel hardware in high-level synthesis for FPGAs conference December 2013