Protocols and standard crate configuration for a typical CDF Run 2 readout crate
This paper describes a standard for the readout and the trigger interface of a VMEbus based crate to be used by the front-end and trigger electronics of the CDF Run 2 experiment. Hereafter, this crate will be referred to as the CDF Readout Crate. The goal is to standardize the implementation of functions that are common among all systems (i.e. power distribution, timing signals, DAQ functions) while allowing some flexibility with other functions (e.g. cooling, rear transition modules, J3 backplanes, etc.). This allows designers of cards that satisfy this standard to have access to a common well defined crate system with interfaces to the trigger and DAQ system, allowing them to concentrate their efforts on the functions they need. This paper lists the mechanical specifications, readout scheme, backplane and signal distribution specifications of the CDF Readout Crate. The paper will also go into some detail on the TRigger And Clock + Event Readout (TRACER) module, a common CDF crate module which provides the crate interface to the system clock and the trigger system.
- Research Organization:
- Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
- Sponsoring Organization:
- USDOE Office of Energy Research (ER) (US)
- DOE Contract Number:
- AC02-76CH03000
- OSTI ID:
- 14367
- Report Number(s):
- FERMILAB-Conf-99/318; TRN: US0111019
- Resource Relation:
- Journal Volume: 1; Conference: 1999 IEEE Nuclear Science Symposium and Medical Imaging Conference, Seattle, WA (US), 10/24/1999--10/30/1999; Other Information: PBD: 5 Nov 1999
- Country of Publication:
- United States
- Language:
- English
Similar Records
A 96-channel FPGA-based time-to-digital converter
The design and PCB layout of the CDF Run 2 calorimetry readout module