System and method for programmable bank selection for banked memory subsystems
- Ridgefield, CT
- Croton on Hudson, NY
- Mount Kisco, NY
- Irvington, NY
- Seebruck-Seeon, DE
- Yorktown Heights, NY
- Chappaqua, NY
- Mahopac, NY
A programmable memory system and method for enabling one or more processor devices access to shared memory in a computing environment, the shared memory including one or more memory storage structures having addressable locations for storing data. The system comprises: one or more first logic devices associated with a respective one or more processor devices, each first logic device for receiving physical memory address signals and programmable for generating a respective memory storage structure select signal upon receipt of pre-determined address bit values at selected physical memory address bit locations; and, a second logic device responsive to each of the respective select signal for generating an address signal used for selecting a memory storage structure for processor access. The system thus enables each processor device of a computing environment memory storage access distributed across the one or more memory storage structures.
- Research Organization:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B554331
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 7,793,038
- Application Number:
- 11/768,805
- OSTI ID:
- 1017170
- Country of Publication:
- United States
- Language:
- English
Similar Records
Optimizing TLB entries for mixed page size storage in contiguous memory
Testing and operating a multiprocessor chip with processor redundancy